



COMP BOOK

Richard M. H. 1994

MPEG-1. *AT&T Corp*

80 SHEETS • 10 x 7 $\frac{1}{2}$ • 5 x 5 QUAD • 43-475



0 73333 43475 0

DENNISON STATIONERY PRODUCTS CO.
FRAMINGHAM, MA 01701-0344
Made in USA

On T0M1 read cycles, read data may be latched up to
38ns after WAIT ↑. Will CC450 hold data that long? NO.

STATE

GC

SEL45
=T0M1.12

$\overline{AS}$, $\overline{VU}$



$\overline{WAIT}$

$\overline{DTACK}$

/w

/As

Xφ




$\overline{AS}$	$x\phi$	$x1$
1	0	0
1	0	1
0	1	1
1	1	0

$$\begin{aligned} \overline{WAIT} &= \text{SEL450} \cdot \overline{\text{CMEM}} \cdot \overline{D} \\ &= \text{SEL450} \cdot (\overline{A20} + \overline{A19}) \cdot (\overline{x\phi} + x1) \end{aligned}$$


$$\overline{AS} = x\phi \cdot x1$$

$$\begin{aligned} x\phi &= B \\ &+ C \cdot \text{DTACK} \cdot \overline{A20} + C \cdot \text{DTACK} \cdot \overline{A19} \\ &+ C \cdot A20 \cdot A19 + C \cdot \overline{\text{DTACK}} \\ &+ D \cdot \text{SEL450} \end{aligned}$$

$$\begin{aligned} x1 &= A \cdot \text{SEL450} \\ &+ B \\ &+ C \cdot \text{DTACK} \cdot \overline{A20} \\ &+ C \cdot \text{DTACK} \cdot \overline{A19} \end{aligned}$$



= 040



5 x GCLK
= 125ns

$$/WAIT = SEL450. \overline{CMEM}. DTACK. \overline{E}$$

$$\begin{aligned}
 x0 := & \text{RESET. B} \\
 & + \quad \quad \quad \text{C. CMEM. DTACK} \quad / \\
 & + \quad \quad \quad \text{C. CMEM} \quad / \\
 & + \quad \quad \quad \text{C. DTACK} \quad / \\
 & + \quad \quad \quad \text{D} \quad / \\
 & + \quad \quad \quad \text{E. SEL450} \quad /
 \end{aligned}
 \left. \vphantom{\begin{aligned} x0 := \\ & + \quad \quad \quad \text{C. CMEM. DTACK} \quad / \\ & + \quad \quad \quad \text{C. CMEM} \quad / \\ & + \quad \quad \quad \text{C. DTACK} \quad / \\ & + \quad \quad \quad \text{D} \quad / \\ & + \quad \quad \quad \text{E. SEL450} \quad / \end{aligned}} \right] = \text{RESET. C}$$

$$\begin{aligned}
 x1 := & \text{RESET. A. SEL450} \quad / \\
 & + \quad \quad \quad \text{B} \quad / \\
 & + \quad \quad \quad \text{C. CMEM. DTACK} \quad /
 \end{aligned}$$

$$\begin{aligned}
 AS := & \overline{\text{RESET}} \quad / \\
 & + \text{E. SEL450} \quad / \\
 & + \text{A. SEL450} \quad / \\
 & + \text{A. SEL450} \quad / \\
 & + \text{D} \quad / \\
 & + \text{E. SEL450} \quad /
 \end{aligned}
 \left. \vphantom{\begin{aligned} AS := \\ & + \text{E. SEL450} \quad / \\ & + \text{A. SEL450} \quad / \\ & + \text{A. SEL450} \quad / \\ & + \text{D} \quad / \\ & + \text{E. SEL450} \quad / \end{aligned}} \right] = \begin{aligned} & + \text{E} \quad / \\ & + \text{A} \quad / \\ & + \text{D} \quad / \end{aligned}$$

back data to CC450

44

1. write CC450 RAM test loop. ✓
2. write CC450 cmem → RAM test loop. ✓
3. Put V data into RAM - check integrity of parser.

\$140000 → \$160000

= TOP.VID.BIN

compare with TOPGUN.BIN = raw file

write </> x,y

CC450 cmem in RAM is at offset \$2880 + A00000 NO!

try \$5100 46k.

RAW CD track length = 2352 Bytes

+ 12 Sync
 4 Header
 8 Sub header
 2328 Data
 2352

FORM 1

12 Sync
4 Hdr
8 Subhdr
2048 Data
4 EDC
276 ECC
2352


FORM 2


12
4
8
2324 Data
4 reserved
2352

44

10/20/94

1. Ignoring CMEM overruns, get 30Hz frame rate running.





10/10

band

In

33.7

JUN

every

He ac

~~176400/30~~
~~176400/30~~

Bandwidth again:

= 5880.

- In $\frac{1}{30}$ second, need to:
- Read $\frac{176400}{30}$ Bytes from Buffer
 - Write up to $\frac{176400}{30}$ Bytes to CL450 memory or Audio buffer
 - display 60 frames of 240 lines
 - Blit 240 lines from CL450 to RAM.

33.3 ms.

↳

J-INT is 180 μ s. in $\frac{1}{30}$ second we get 185.2 interrupts.
→ for 268 line blits = 1.44 blits each 180 μ s.

Every 180 μ s, need

3 OP	→	60 μ s
2 Blits	→	22 μ s
1 FIFO read	→	12 μ s
2 column writes	→	24 μ s
46 μ s → leaving 84 μ s for blits = 1.16 blits		

384 x 5 blits = 1920 → 72 μ s

We are instantly seeing 50 ms/frame → 20 Hz

90 → 140 μ s per line.

↳ x 268 lines = 37 ms

$\frac{50 \text{ ms}}{268} = 186 \mu\text{s per line average}$

t1
t3

CD data

t4 = counter

shl
t2
t4
t5

SC-PRPIL
SC-DBASE


SC-PELM-BUF - load 128 bytes in at start. | = \$F03d80

25, 410, 1364

SKIPS Mail

116530

Scramble table:



$$\begin{aligned}
 & \text{Differ at } \$7C \\
 & \$98C \rightarrow 1944 = 124 \times 1 \\
 & = 2444 \times 3 \quad \left. \begin{array}{l} \times 1 \\ \times 3 \end{array} \right\} \text{ longs}
 \end{aligned}$$

116530

12A4

= 4772

2328 bytes

2328

$\begin{bmatrix} \$74 \\ 78 \\ 7C \end{bmatrix}$

3 longs

$\begin{bmatrix} 98C \\ 990 \\ 994 \end{bmatrix}$

$\begin{bmatrix} 12A4 \\ 12A8 \\ 12AC \end{bmatrix}$

3rd byte work!

$\begin{bmatrix} 18BC \\ 18C4 \\ 18C4 \end{bmatrix}$

3 longs

$$352 \text{ pixels} \approx 176 \text{ Phase reads} \\ + 3 \text{ ticks} = 528 \text{ ticks} \\ \div 26.7 = 19.8 \mu\text{s}.$$

$$1 \frac{1}{25} \text{ sec}, \div 180 \mu\text{s} \rightarrow 222 \text{ slots.}$$

1. $\frac{1}{3}$.

Also, 01

OL

RGB

240

263

On white

May 1993

In $\frac{1}{30}$ second, 185 J-INT interrupts.

Also, OP needs to display 240 active lines, 20 μ s each.

OP 352 ^{active} pixels/line = oversampled $\rightarrow$ NTSC is 52.4 μ s.

$$\frac{5.24 \times 52.4 \mu s}{352} = 148.9 ns = 6.72 MHz.$$

$$26.6 MHz \div 4 = 6.65 MHz = 150 ns \rightarrow 52.9 \mu s / \text{line}.$$

$$RGB24, \div 4 \text{ bits} \rightarrow \text{VMOPE} = 0110 0100 0011 = \underline{\underline{\$643}}$$

240 active lines $\rightarrow$
263 total lines $\rightarrow$ 23 lines of blanking per field.
= 7 $\times$ 180 μ s slots

On active lines:

say 18 μ s	OP = 20 μ s $\times$ 3	60 μ s	
	Busch FIFO, SC	12 μ s	
	com @ m stuffing (16 words)	16 μ s	
		<u>88μs</u>	
			$\frac{12}{16}$
			<u>28μs</u> $\rightarrow$ 152 μ s

$\rightarrow$ 92 μ s left.
= 1.27 $\times$ 72 μ s.

Say 1 blit per 180 μ s on active lines
2 blits " " on blank slots (14 total vblank slots $\rightarrow$ 28 lines this way).

$$\text{We leaving } 240 - 28 \text{ lines to blit} = \underline{\underline{212}}$$

$$240 \text{ active lines} \div 3 = 80 \text{ Slots} \times 2 \text{ fields} = 160 \text{ Line blits}$$

$$\text{In } 160 \times 180 \mu s \text{ slots, need to blit } 212 \text{ lines} \rightarrow 1.325 \text{ Blits/slot}$$

To do

✓ 1. Put OP 1st into GPO

✓ 2. Only blit 240 lines worth

$$\begin{aligned} \$100 - 256 \text{ lines} &= 50 \text{ ms} = 20 \text{ Hz} \\ \$F0 - 240 \text{ lines} &= 47 \text{ ms} = 21.27 \text{ Hz} \\ \$C8 = 200 \text{ lines} &= \text{Not work!} \end{aligned}$$

3. optimise CMEM writes
butch + CS reads } in s/w

✓ Hogue/Vogel
blits } in h/w too

✓ 4. No CMEM writes during blits

5. Separate Butch reads from CS, + optimise
~~do CS reads during blits~~ }

6. Fix vertical jitter

7. Center screen (again)

8. Store latest center count in buffer.

9. In sleep console, store to old h/w buffer.

M/EG Issues + names

- sc-tail activation. Is it ok to read dummy stuff?

10/27/44:

$\overline{AS}$

1.2 μs

Hsync

88 μs

$\rightarrow 127 \mu s \leftarrow$ normally.

Vsync

~~88 μs~~
127 μs 48 ms

10/25

Reference

① On'scope

② Hsy

VCL

③ $\overline{AS}$ b

width


ny
a) BL

b) sa


④ Reading
(For

10/25


Performance tracks:



Need $6 \times \text{VCLKs} \rightarrow 3 + 3 \text{ load w}$
 $= 3 \times 6 \text{ ticks} = 18$
 $+ 3 \times 3 \text{ ticks (RAM)} = \frac{9}{27} \rightarrow 1 \mu s!$



48ms VSYNCs.
 256 line bits
 $\rightarrow 187.5 \mu s \text{ for Hsync}$



With storew
 loadw
 → 1.5µs
 → 1.5µs
 → 1.5µs

no → No effect. → 1.5µs for 24 bytes!

a) BLIT will take $\frac{8}{6} \text{ read}$
 $\frac{10}{6} \text{ ticks (word)} \times 12 = 120 \text{ ticks} = 4.5 \mu s$
 $+ \text{about } 3 \mu s \text{ setup time.} = \boxed{7.5 \mu s.}$

b) send 2 words at a time → 1.5µs for 2 words
 - Does not work.

④ Reading Butch + Scramble values - $10/27 = 12 \mu s.$

(For 8 reads from Butch, + 8 reads from RAM. = 16 read cycles → 750ns each!

op 60
 Blt 67µs
 $+ 6 \mu s$
 $\frac{133 \mu s}{+ 187}$
 $\frac{54 \mu s}{\text{for Butch, memory}}$

Bugs history

CC for branch object wrong
VC == YPOS not be evaluated

(STOP instruction does not work!) ??

Perf History

	BUTCH	MSync	CMBM	vsync	
12/27	AS 1.2µs 12µs 12µs	88-127µs	48ms		Using GPU for OLP Looping 68k in PIVU (stop last and next) 240+6+9 lines Blitted
					11, 240 Blits 6+9 borders
	(720ns)	Rps 87-127	46.36ms 10.8µs		68k=STOP → for 12 words
	(750ns)	88-126	45ms 10.8µs		68k=STOP 240 Blits * 360 6+9 * * \$10
10/28			4/ms		101, 6, F7 CMBM mites during Blits

$$256 \text{ lines in } \frac{1}{30} \rightarrow 130 \mu\text{s/lines} \quad 1.38 \text{ lines}/180 \mu\text{s}$$

$$73.4$$

$$1.38 \times 624$$

$$= 861$$

$$(101)$$

$$\frac{1}{25} \rightarrow 156 \mu\text{s/line} \quad 1.15 \text{ lines}/180 \mu\text{s}$$

$$73.4$$

$$1.15 \times 624$$


$$722.5$$

$$(84.41)$$

$$240 \text{ lines in } \frac{1}{30} \rightarrow 139 \mu\text{s/lines}, \quad 1.29 \text{ lines}/180 \mu\text{s}$$

$$1.29 \times 73.4 = 94.5 \mu\text{s}$$

$$1.29 \times 70 = 90.3$$



101
6 ✓
FX

[Blt
Hsync

cm

but

of

op

but

cm

±28.7

[Blit - 360 pixels, 5 lines each → 1800 ticks Hsync + overhead]	67.4 μs	<180> 112.6
	6 μs	106.6

C MEM - 32 bytes	22.5	34.1 157.5
Butch etc	12	72.1 145.5
OP	60	85.5

<180>

OP	60	120
Butch + off	12	108
C MEM	11	97

Blot setup

Run ~~10~~ 10

Account bent v

0000 ADD

Place dice

M-PIX

M-HSØ


M-HS1

Memcon 1

monc 32


16

F32



extend ^{CPU} add load interactions which may pause for OP:

load (J-INT) 1 in 2 lines
Read buffer FIFO 1 in 3 lines



CLK - BLIT
48.5

OP -	60
BLIT -	72
+ (mem)	
Dead	13 —
J_INT	17 —
Dead	14 —
	<u>196</u>

Perf Target is: In 180 μ s approx (180)

Object processor $3 \times 20 = 60 \mu$ s

Send ISR (both FIFO) 8μ s


Stuff memory (during blits) 4μ s

$\overline{72 \mu} \rightarrow 108 \mu$

Blits are 68 μ s ^{+6 μ s} not. ≈ 74 .
In 180 μ s, need 1.29 lines = 96 μ s

$\frac{96}{168} \rightarrow 12 \mu$ spare.

CHK-BLIT



Byte 18 AND $\$0E$ ~~$\$0E$~~ $\neq 0 \rightarrow$ Good sector



CDIEX

V	Volume description	A	ASCII
P	Path Table	B	Hex dump
D xx	Directory sector	F	Copy prototype = Submode
S	Search for largest	S	Search longest
R xx	Show every sector	G	Play movies
C xx	Copy short sector Size Block size Rest file		

(2324)


cdextrac filename track number $\rightarrow$ CD Video

COMEM cycles



RESET
+ SEL450

U4F
11/11/94



	$\overline{AS}$	$X\phi$	$\bullet \times 1$
(A)	1	ϕ	ϕ
(B)	1	ϕ	1
(C)	ϕ	ϕ	1
(F)	ϕ	ϕ	ϕ
(D)	ϕ	1	1
(E)	1	1	0

$$AS := \overline{RESET} + A. \overline{SEL450} + E. \overline{SEL450} + B. \overline{SEL450} + D + F + A. REG = E$$

$$X\phi := C. \overline{DTACK} + D + F + E. \overline{SEL450}$$


$$X1 := A. REG + B + C. \overline{DTACK} + C. \overline{DTACK} = C$$

$$SEL450 = REG + CMEM = \overline{ROM1}. A21$$

$$REG = \overline{ROM1}. A21. \overline{A20} + \overline{ROM1}. A21. \overline{A19}$$

$$CMEM = \overline{ROM1}. A21. A20. A19$$

$$\overline{SEL450} = \overline{ROM1} + \overline{A21}$$



$\overline{AS}$

$X\phi$

$X1$

U4H.PAL
→ U4J.PAL

1

ϕ

ϕ

1

ϕ

1

ϕ

ϕ

1

ϕ

1

1

1

1

ϕ

$$\begin{aligned} AS &:= \overline{RESET} \\ &+ A. \overline{SEL450} \\ &+ B. \overline{SEL450} \\ &+ A. \overline{SEL450} \\ &+ D \\ &+ E. \overline{SEL450} \end{aligned} \left. \vphantom{\begin{aligned} AS &:= \overline{RESET} \\ &+ A. \overline{SEL450} \\ &+ B. \overline{SEL450} \\ &+ A. \overline{SEL450} \\ &+ D \\ &+ E. \overline{SEL450} \end{aligned}} \right\} = A$$

*

$$\begin{aligned} X\phi &:= C. \overline{DTACK} \\ &+ B. \overline{CMEM} \\ &+ D \\ &+ E. \overline{SEL450} \end{aligned}$$

$$\begin{aligned} X1 &:= A. \overline{SEL450} \\ &+ B. \overline{REG} \\ &+ C. \overline{DTACK} \\ &+ C. \overline{DTACK} \\ &+ B. \overline{CMEM} \end{aligned} \left. \vphantom{\begin{aligned} X1 &:= A. \overline{SEL450} \\ &+ B. \overline{REG} \\ &+ C. \overline{DTACK} \\ &+ C. \overline{DTACK} \\ &+ B. \overline{CMEM} \end{aligned}} \right\} = B$$

U4K.PAL

$$SEL450 = \overline{CMEM}.A21 + \overline{GP50}\phi.\overline{WE}$$

$$CMEM = \overline{GP50}\phi.\overline{WE}\phi$$

~~then~~

11-15-98

To do

H/w

1. Tweak code to get back to 30Hz - Number of lines ✓
Mk.
2. Use GPIO for comms, doing line blits again - to get 30Hz
- ✓ 3. Double buffer screen
- ✓ 4. set sync divide rate according to encoded rate
- ✓ 5. change error handling, to restart 68k on interrupt
6. Handle - bitstream errors
- comms overrun
7. Do audio parsing, + send audio data to Jerry
8. Read joystick at frame rate -
PLAY
STOP
PAUSE
FF
REW
SLOW MOTION
FRAME STEP
9. Parse sector headers, + store (not discard)
10. Write back CD handling
11. Parse CD type - ie reject bad books + run MP3 decs.

1. New schematic
2. PCB layout
3. Environmental testing

1. Get Comms doing blits working with Jerry Syncs
2. Test 32K ~~bits~~ / comms data

11-15-94 Conversation with Glen Hey.

DEC_TOGGLE. Intended for VGA systems etc. Don't use

Errors. Maybe look at error interrupt

Full screen green. Probably due to HSYNC/VSYNC.

Need 5.5 μ s HSYNC low time

9 lines bottom border will go away. Need soon now! Maybe by 11/23

(2.09)


2.06 is now 2.08

*

11-21-94 Kevin - Cables issues

1. HSYNC < 2 or $> 20 \mu$ s from VSYNC. ensure this in time
2. Kevin will check VSYNC ~ 17 min pulse width
3. ~ also check camera rate timing, + send latest timing parameters
4. - Try a w/c camera rate test, using Flashbotstream.
- Check PCB layout for xtalk
- Check VOE contention possibilities.

Line += 1



Lines 2 → (TOP_BORDER - 1) INCL

BOT_BORDER → (LAST - 1) INCL

= Border

→ Top border = (TOP_BORDER - 2)
lines

Bottom border = (LAST - BOT_BORDER)
lines

LAST = bottom border + BOT_BORDER
 article = TOP_BORDER → (BOT_BORDER - 1) INCL
 = BOT_BORDER - TOP_BORDER - 2

∴ TOP_BORDER = Top border + 2

BOT_BORDER = Article + TOP_BORDER + 2


Hsync	8 μ s	] 82 μ s!
+ OP	20	
Butup	2	
64x	72	
OP	20	
OP	20	

$$\frac{1}{44,100} = 22.676\mu s$$

Picture rates:	Hz	$\frac{1}{\mu s}$	$\frac{\div 1}{44100} \rightarrow$	
ϕ	2 X Forbidden.	no		
1	23.976	$\rightarrow 41,708.375$	<u>1839.339</u>	7 μ s error/frame
2	24	41,666.666	1837.5	
3	25	40,000.000	1764	
4	29.97	33,366.700	1471.47	
5	30	33,333.333	1470	
> 5	Forbidden			

$$\frac{\left(\frac{1}{Hz}\right)}{\left(\frac{1}{44100}\right)} = \frac{44100}{Hz}$$

1 video frame
 $\frac{1}{23.976} = 41,708.375\mu s.$



72 minutes ~ 103680 frames (24Hz)
 $\times 7\mu s = 0.72$

Memory map:

288 lines
+6+9 = 303 * \$600

= 71 App
Say \$8000 ~ \$512k.

0 - 3FFF	16K SUB	
4000 - 4FFF	16K BIOS	
5000 -	Object list 68k Flips etc	
6000	TBUF FBUF1	FBUF1
7000	TBUF FBUF1	TBUF1
8000 - 8FFF	68k stack	
9000 - 9FFF	68k .data + .bss	
10000 - 11FFF	68k code	
20000 - 2FFFF	TBUF2	= 64k
10000 - 17FFF	Screen 1	
18000 - 1FFFF	Screen 2	

Have tested with MP3 audio stream.

Layers I and II only.

32, 44.1, 48 kHz. Since we only have 44.1 interrupts.

1152 Samples per channel per frame $\rightarrow$ 23ms/frame
 $\approx$ 11.5ms/frame/channel.

DRAM

1. Input FIFO 256 words Read
 2. Output buffer 64 words write
 3. 32 words Read
 4. Windows left 480 word reads + 32 word writes
 - Right ~ ~] $\times 2$ " "
- } 2 words at sample rate
- } every 32 sample periods. Faster than this maybe do all this

5. Table Read a few values at start of each 1152 Sample frame for each channel.

DRAM ~~Reads 1. every sample interrupt~~ $\sim \frac{1}{4}$ to $\frac{1}{8} \times 4 \text{ bytes} \rightarrow 16 \pm \text{bytes}$

1. $\frac{1}{2}$ to 1 byte say 1 byte Read
 2. 4 bytes Read
 3. 4 bytes write
- } 4 words
- 384 samples
 ≈ 768
 $\times 2 = 1536$

Q4.

15 word	Reads
+ 15 word	"
+ 1 word	write
+ 1 ~	"
65 Bytes Read	
8 Bytes write	

} every 20 μ s.

11/22/94

Current code does mean stuffing ding blits when set blits are active (2 tick in and not ding blits when blitting frame is over. (^{5 or} 6 tick units).
 (\$1875 = meanvar)

1. Looks like:

```

    → load (vid-bail), R0
      rorg #16, R0
      storew R0, (mean)
      nop
      nop ] x6
      ...
      rorg #16, R0
      storew R0, (mean)

      addq
      subq
      jr
      bclr
  
```

Probably became one AS ~~long~~, since R01 stayed the same.

Every other word is missing
 ding not blit cycles.

2. Trick

```

    → load (vid-bail)
      rorg
      storew R0, (mean)
      storew R0, (R01)
      rorg R0
      storew R0, (mean)
      storew R0, (R01)

      addq
      ...
  
```

Caused vid-cont overrun error #3.
 Obviously takes too long

3. Did same, but:

[SOME ERRORS AS

EVERYTHING WITH MS UP,
 ie by that time the queue opens
 dead in red room]

```

    load (vid-bail)
    rorg
    storew (mean)
    storew (R01)
    rorg
    storew (mean)
    addq
  
```

OK at 24Hz.
 for TOPGUN (24Hz)
 = ^{NG} 112294.21P.
 ie 2nd storew (R01) removed.

4. Tied

storen (cmem)
storen (zero)
very
storen (cmem)
storen (zero)

Got vid-ctrl overrun error (#3)
after \$24C cmem words.
line = \$A4
FBKIT counts = 0 (ie first frame).

5. Same as #4 but deleted.

Got vid-ctrl overrun error #3
after \$3FC cmem words
line = \$C7
FBKIT counts = 0 (ie first frame)

6. Went back to #2 above, but changed vid-long plan chart to test vid-ctrl when blitter is active as well.

Very ~~good~~ good! But still occasional data errors. (74 Gma)

30Hz Message - Error \$C, line = 1, cmem words = \$1218.

FBKIT = 1

→ frame overrun.

7. Same as #6, but set GPU to run flat out (ie no syncs).

A few data errors, and then lock up after about 10 seconds
(probably missed BOTCH interrupt in 30Hz).

Current problems are:

1. A few data errors, if the cmem is stuffed during blits
2. Not quite up to 30Hz (check actual rate)
3. Vertical line jitters.

Current status is:

About ^{36.2 Hz}
~~31 Hz~~
31 Hz

(35 Hz if no command or Butch cycles)

Some data errors

Vertical jitter

Hangs after a while (due to ~~old~~ missing a Butch
interrupt on doubt? or dec
vid. int overrun.

→ Using

→ store (c mem)

store (l mem)

mov

store (c mem)

addq

...

Plus ASP writing to GBLIT-ON each frame.

\$4800

50% dist.
50% on completion.

(510) 657 9201

206E9083

\$40 0000 of 1. decent / good, 1. sk 1.

11

16MB of ragged disk 2

BB030EE6

1111

Data Error

schuf

11/23/9


Try

Data Error possibilities:

schuf + hold on	- Address (A19, A20)	X
	Data	looks good on scope.
	R/W	X

11/23/94. 1. Tied R/W = ϕ
A19, 20 = 1 } still errors.

2. wrote ϕ only to cmem } Data bus looked ok.



Try a) Checksum in Get-long. Say, several MB.

b) Checksum in v-park - - - } 16MB checksum showed that data is OK.

11/28/94 / 12/1/94

- ✓ 1. Do checksum test in stuff-cmem to confirm last week's results. ✓ Assume notes (x2)
- ✓ 2. Design PKL for G-P30 line, + test it.
- ✓ 3. No audio code:
 - Split screen with release bit in object
 - Audio-park code
 - Dummy Sony I&A, to lock bandwidth.
- ✓ 4. Sync from Sony. Rebug it
5. Vertical jitter problem
6. C3 error ~~recovery~~ recovery - just ignore, but keep a count!
7. ✓ PLAY, STOP, Pause, Rew, FF, Slow motion, Single step
8. Video CD playing system
9. AV Synchronisation. Accurate (ie non-drifting 44.1kHz syncs)
10. Squeeze some more bandwidth out.

New H/w:

Latched Bits: HSYNC
VSYNC
Reset - 450
A19 - 450
A20 - 450
RW - 450

RAL: o/p:

AS

X ϕ

X1

VCLK

VOE

S ϕ

S1

WAIT

ROM CS

9

Latch-Sel

1

10

i/p: GCLK

DATA

ROM1

EA18

19

20

21

~~ROM2~~

WB ϕ

8

VSP Sy

.FBUFF Patriot games, disk 2 - \$0 entries
size CBN
\$206C3800 CAD = part 2. to f

D-SCNT

SYWC-FRAG


Top Gun, disk 1 - \$0 entries
198900 9A9
40F800 CDA
20BE1800 1694
controls. of
pre-presents -
top gun pl

m-flags #5

#6

DSP:

DSP Syncs:



↑
DSP sets SYNC_FLAG
GPU clears it, and
sets m-flags #6.

← GPU polls SYNC_FLAG
← GPU polls m-flags #6

DSP: move #1, R0
storew R0, (R1)

R1 = F030E8

F030E8 = 00

Temp being storew, store.

1. storew to long aligned GPU RAM
2. storew to ~~use~~ long aligned + 2 in GPU RAM
3. storew to long aligned RAM location
4. " " " + 2 " "
5. storew to long aligned GPU RAM

No write is done.

1st time, lower + upper word written same data.

Then, just lower 16 bits are written to.

OK

OK


Not reliable. data flows into following long.
Data from previous write is held.

or ~~storew~~ + 2 GPU RAM

When storew to RAM was removed, then it worked.

→ Always precede a store with load x
or w, x

PAUSE command



68k - CD Pause

- wait for Pause button to be released.
- Look for Pause -> continue in RAR mode, after CD-read

Play

→ Inquire buffer fullness. Set value for CPU to count to before pausing again.

Single Step

12/6/94

Audio Commands:

Begin $\left. \begin{array}{l} 1 \\ \text{some} \\ 2 \end{array} \right\}$ - Initialising + start decoding, with no prior data (eg after STOP)
Continue $\left. \begin{array}{l} 2 \\ 2 \end{array} \right\}$ - Re-start after Pause Play. stop with buffer initialisation.
Pause 1 $\left\{ \right.$ - Pause, but keep data
Volume 3 - (includes MUTE - values 0-7100)? High byte = Vol
Stop 0 - Mute, and stop decoding (same as Mute), but initialise everything.
 $\left\{ \right.$ cmd is read every 1152 samples

D-SCNT
D-SMAX
D-SFLAG

GPU sets this to SMAX, then clears D-SFLAG to 0.

DSP needs minimum of 400 bytes to start.

A-TAIL - initialised by DSP to \$3 0000 - \$3 7FFF. Kept in DSP memory with 'BEGIN' command
A-HEAD.L - kept at \$3 8000. Always add 4, mask with FFF.C.

DSP variables at 3 8000 - 3 FFFF

\$3 8004.w D-CMD DSP Command

F03000 EQU G-SFLAG.w (in fact F03002)

DSP extras:

F1B244	D-SCNT.L	lsr = SCNT, msr = SMAX
3 8004	D-CMD.L	
F03002	G-SFLAG.w	
3 8000	A-HEAD.L	

$$\frac{n}{44100} = \frac{m}{23.976}$$

$$\frac{n}{m} = \frac{44100}{23.976}$$

$$\text{or, } n \cdot 23.976 = m \cdot 44100$$

$$n = \frac{m \cdot 44100}{23.976}$$

error is: $\frac{m}{44100} - \frac{m}{23.976}$

$$44 \times 23.976 - m \times 44100$$

error is: $\frac{n}{21.44100} - \frac{1}{23.976}$

T.A. ...
 S. G. ...
 P. J. ...
 S. G. ...

12-8-74

PAUSE again.

[end of frame - defaults 'Pause' button.
set 'Pause' in m-flags
Disable Blits - - - (i.e. Blits OFF)
Return

↓

Get Sync will trip after next sector header
Interrupt 68k.

↓

WAIT for 68k

↓

m-resume command from 68k

[Assume C6450 + AUDIO
have at least 2350 Bytes
free in their buffers!]

CD Filing system etc

	MSB	LSB		
1. word 0	SEC	MIN	In BCD	] <u>CD-I Mode 2 Form</u> <u>2 header blocks</u>
word 1	MODE	FRAME	In BCD	

2. ϕ MIN SEC FRAME] in HEX For CD BIOS

3. LBN = linear count of sector numbers.
For headers, and CD-BIOS, add 2 second ($\rightarrow +150$).

————— " —————
Filing system $\rightarrow$ load directory

$\downarrow$
Get LBN of File

$\downarrow$

Add 150 (2 seconds)

$\swarrow$
Subtract 7

Convert to HEX
for CD BIOS

$\searrow$
Convert to BCD
for Header matching

————— " —————
BCD (Header version)

$\downarrow$
Convert to LBN

CD File Structure.
TRACK 1.

DISK LABEL. (Path Table)

TOC is not valid.

ABN
Disk Label is at a fixed address = 0, 2, 16
Sectors are Mode 2 Form 2 $\rightarrow 2352 = 12$
Volume Structure Standard ID
= "CD-I".

+ 4
+ 8
+ 2324
+ 4

PATH TABLE

list of all directories

ROOT

ROOT Directory

list of files

other Directory

list of files

Filing system gives LBNs.

BIOS and sector headers, use $ABN = LBN + 150$

Video CD File Structure

TOC is valid.

TRACK 1:

00:04:00

= INFO.VCD file

bytes 1-8 = "VIDEO-CD"

00:04:01

= ENTRIES.VCD

= list of all MPEG tracks.

DSP contents

All tables
Scale Factors
Quantizers

everyFrame (1152 samples), per channel

1152 samples = 26 ms: (store) 64 longs (Quantizes) Written to DRAM
(store) 385 ^{797 longs} bytes (Scale Factor) Written to DRAM
(load) 64 longs (Quantizer) Head from DRAM
than 12×64 words Head from DRAM
= 768 word reads
= 384 longs
(load) 314 words (Compressed Head from DRAM
= 157 long data)

1 long read A-HEAD

1 long-read MPEG-COMMAND

g

766 ~~long~~ load (longs) in 26ms.

→ 1 long memory access every 40 μ s.

$$F_s = \frac{F_c}{2 \cdot (SCLK+1)}$$

$$2 \cdot F_s (SCLK+1) = F_c$$

$$\frac{F_c}{2F_s} - 1 = SCLK$$

need
1,411,200


300

Use 8.4

7 SCLK

\$15 smode

A/V Synchronisation



Audioframes are 1152 samples $\rightarrow$ 26ms

Layer II

Get-Sync

Head Get 32×2 Quantization values (16 bits)

Head Get 96×2 Scale factors (16 bits)

Write 32×2 Quantization values

Head ~~sample~~ 96 samples $\times 2$

Head 96×2 scale factors

Head window 10CT etc

Internal [Write sample ~~etc~~ ^{to} internal buffer]

One per Frame

in loop

Sparse Memory Access

1. Clear

2. Write Quantization values

3. Sync Flag to GPU

RunCntrl: Iterates by 12 every frame

MIPS: How many samples ~~out~~ out per $\frac{1}{12}$ frame decompressed
(384 = 100%)


Hand:

Butch 5INTP

Head FIFO

5-INT

Head 5INT



2601

Handwritten notes and scribbles at the bottom of the page, including the number '2601' and some illegible text.

FF/low $\leftarrow \rightarrow$

68k CPU

2 register = low/FF
↓
Set pause bit
↓
Stop at next Sector
↓
wait for Command

↓
no scan
↓
checksum overflow
error
↓
wait for Command

no $\leftarrow \rightarrow$
no. of scan

68k

↓
96k/68k
↓
FF/low?
↓ yes
Play 'Scan Mode'
Flush bit stream (to next I-frame)
↓
Scan
↓
Add 0.5 sec
↓
mscan end

↓ Scan mode?
↓ yes
↓ $\rightarrow$

- 2/13/95 Issues:
1. DA interface. (Probably needs a delay stage)
 2. VCLK doubled?
 3. Pullup/Varn?

MC 33269D-3.3	- D is better.	484	} 12 weeks
	- DT	674	
Jim Chandler	- 205 464 6821		

D/A 1/F.

Jer

CLK

Data (Jany)

WS

Data (CL480)

2-13-95

CL480 design

Host I/F.

On CL450, we could not use GP50 for ^{all} 450 host accesses, since there was not enough address space.

Hep, we use GP50 for all registers.

GP50 ϕ = CL480 host port
EA(4:2) = - - - addresses

GP501 = Misc latched bits

nom1, $\overline{EA18}$ = nom

nom1. EA18 = mixed port

Batch will prevent Batch register accesses getting through.

CFLCVR goes to $\overline{EENom}$ E2DATA bit.

D/A I/F.

Jerry needs:


clk




Data (Jerry)



WS



Data (CL480)



→ Delay data by 1 bit, ϕ edge.



→ Delay data by $\frac{1}{2}$ bit $\uparrow$ edge

detail

1. Add $10\mu F_x$ Cap between $VDD3 + GND$, ^{let} ~~at~~ U8 and U7.
2. Falling up $VDD3$ times out of U8.
3. 40nm₂ part is 3.3V type! U5/8 changes from VCC to $VDD3$.
Extend $VDD3$ plane out to U5/8.
4. $U7/3 \text{ nsw} = R_w 480 = U4/16$
5. UCASIN/LCASIN (U7/50, U7/45). Connect to U3/28, so trace length is same as CAS signal, back to U7/50, 45.

John - I have inserted the numbers for the gaps:

pclk to ROMCS1 valid externally	28	measured Toshiba Tom assumed worst case as 2 mA
take away pclk to internal clock	-10	intelligent guess
ROMCS1 to Butch ROMCS1 output	13.9	Tim's / Orbit's spice figures
ROM1 CS at GAL to VOE on CL480	15	15ns GAL, combinatorial term (This can be faster ...)
VOE on CL480 to Data out (50pf)	15	CL480 data book, into 50pF
ED to D delay through AC245 or Jerry 2	6	Jerry 2 assumed worst case
D to internal Tom load bus	10	intelligent guess

77.9 ns

We are out by 2.9ns in this scenario.

C-Cube says 15ns is pessimistic. I can apparently use 10ns. I will get this in writing. Also, the GAL can do better than 15ns. I can use 10ns parts for example (and I will!).

This way we get an extra 10ns, meaning a 7ns margin in total. I think this is OK since everything is worst case. What do you think?

Richard


CL480 data 7=igs 3-10-95

	ns	
CLK to ROM1 out, 2mA Toshiba	28	Measured
Minus CLK to internal CLK	-10	Guess
ROM1 Buffer in to ROM1 out	13.9 ns	Tim Dunn, Orbit Spice
ROM1 at GAL to VOE	15	-15ns GAL
VOE to Data on CL480	15	Combinational CL480 data book 50pF load.
EO to D data (Jany 2 > AC245)	6	JM
D to internal T _{on} at latches	10	JM Guess
	<u>76ns</u>	

2 clocks = 75ns!

CU 480 - P12B

MV1.3ES



$\overline{DS}$	$\overline{WAIT}$	$X\phi$	$X1$
1	1	0	0
1	ϕ	0	0
ϕ	ϕ	0	0
1 (?)	1	1	0
1	1	1	1

U44a. P

ROMCS
Label

VCE,

ROM1. E

VCE

VCLK

Heart

GPRFO

R/W, A

$\overline{DS}$

$\overline{DACK}$

$\overline{WAIT}$

$\overline{DS}$

$\overline{WAIT}$

$X\phi$

$X1$

V44a.PAL

ROMCS ✓


Latel = GPID ✓

VCE,

ROM1. EA18 *

VOE

VCLK



HostPort


GPID

A/W, Address

DS

DACK

WAIT



$$\overline{DS} = B_A + C \cdot \overline{DACK}$$

$$\overline{WAIT} = A \cdot \overline{GPID\phi} + B + C \cdot \overline{DACK}$$

$$\overline{X\phi} = C \cdot \overline{DACK} + D + E \cdot \overline{GPID\phi}$$

$$\overline{XI} = D + E \cdot \overline{GPID\phi}$$

- Turn-off time for CL480 hot bus $\rightarrow$ assert wait for longer
- After wep is too late. Need separate address spaces for reads/writes
- Assert WAIT earlier. Use asynchronous decode
- Gray code the state machine

Set CD data

$$153 \text{ kBytes/s} \approx 6.5 \mu\text{s/byte}$$

$$\text{Line} \approx 64 \mu\text{s}$$

32kx40 1/2 full after 8 lines = 32 bytes

$$= 208 \mu\text{s} \approx 3.2 \text{ lines.}$$

29 bytes

$$9.792 \text{ bytes/line} = 3 \text{ mem cycles}$$

$$6 \text{ ticks} = 0.6 \mu\text{s}$$

Put CD data

$$9.792 \text{ bytes/line} = 10 \text{ memory cycles}$$

$$6 \text{ ticks} = 2.4 \mu\text{s}$$

Set Video data

$$320 \text{ pixels} = 320 \text{ memory cycles/line.}$$

$$4 \text{ tick O.P. cycles} = 1280 \text{ bits}$$

$$\approx 48 \mu\text{s}$$

3	30
6	60
9	58
12	56
15	54
	52
	50
	36
	34
	32
	62

From RICHARDS Notes. of 26th Aug '94

$$\begin{aligned}\text{CD Data Rate} & 44100 \times 4 = 176400 \text{ bytes/s} \\ & \div 60 = 2940 \text{ bytes/NTSC frame.} \\ & \div 50 = 3528 \text{ bytes/PAL frame.}\end{aligned}$$

$$5.7 \mu\text{s/byte}$$

$$182 \mu\text{s}/32 \text{ bytes.}$$

Butch $\frac{1}{2}$ full after 2.8 lines.

$$11.29 \text{ bytes/line.}$$

Get CD data 3 mem cycles. $0.6 \mu\text{s/line.}$ (6 ticks)

Put CD data 11.2 bytes/line 12 mem cycles (6 ticks)
 $\approx 2.7 \mu\text{s}$

Get Video data.

$$352 \text{ pix} = 352 \text{ mem cycles/line.}$$

$$4 \text{ tick O.P. cycles (3+1 wait)} = \underline{53 \mu\text{s}}$$

Leaves $7.7 \mu\text{s}$.

HSYNC?
VSYNC?