WESTERN DIGITAL C ٥ A P O R

4

7 1 0 N



57 T

WD1770/1772 51/4" Floppy Disk Controller/Formatter

FEATURES

- 28 PIN DIP
- SINGLE 5V SUPPLY
- BUILT IN DATA SEPARATOR
- BUILTON WRITE PRECOMPENSATION
- 5% * SINGLE AND DOUBLE DENSITY
- MOTOR CONTROL
- 128, 256, 512 OR 1024 SECTOR LENGTHS
- TTL COMPATIBLE
- . 8 BIT BICIRECTIONAL DATA BUS
- TWO VERSIONS AVAILABLE WD1770 = STANDARD 179X STEP RATES WD1772 = FASTER STEP PATES

-3 Ш ٩. 20 INTRO - **T** 2 ∾ ⊏ 1 A1 C 4 CA.0 C - 5 CALL C 4 ֥-2 🖵 :*3 🗖 . CAL4 . ਹ ਲ •• CALS ۱0 ÷E CA16 C 11 12 13 350 14 ⊐ Ycc

PIN DESIGNATION

DESCRIPTION

The WD1770 is a MOS/LSI device which performs the functions of a 514" Floppy Disk Controller Formatter. It is similar to its predecessor, the WD179X, but also contains a digital data separator and write precompensation circuitry. The drive side of the interface needs no additional logic except for buffers/ receivers. Designed for 5141 single or double density operation, the device contains a programmable Motor On signal.

The WD1770 is implemented in NMOS silicon gate technology and is available in a 28 pin dual-in-line.

The WD1770 is a low cost version of the FD179X Floppy Disk Controller/Formatter, It is compatible with the 179X, but has a built-in digital data separator. and write precompensation circuits. A single read line (AD, Pin 19) is the only input required to recover serial FM or MFM data from the disk drive. The device has been specifically designed for control of 51/4" floppy disk drives with data rates of 125 KBits/Sec (single density) and 250 KBits/Sec (double density) In addition, write precompensation of 125 Nsec from nominal can be enabled at any point through simple software commands. Another programmable feature, Motor On, has been incorporated to enable the spindle motor automatically prior to operating a selected drive.

Two versions of the WD1770 are available. The standard version is compatible with the 179X stepping rates, while the WD1772 offers stepping rates of 2, 3, 5 and 6 msec

The processor interface consists of an 8-bit bidirectional bus for transfer of status, data, and commands, All host communication with the drive occurs through these data lines. They are capable of driving one standard TTL load or three "LS" loads,



PIN NUMBER	PIN NAME	SYMBOL	FUNCTION		
1	CHIP SELECT	ଝ	A logic low on this input selects the chip and enable Host communication with the device.		
2	READWRITE	R₩	A logic high on this input controls the placement of data on the DO-D7 lines from a selected register, while a logic low causes a write operation to a selected register.		
3,4	ADDRESS 0,1	A0, A1	These two inputs select a register to Read/Write		
		2 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CS A1 A0 R/W = 1 R/W = 0 0 0 0 Status Reg Command Reg 0 0 1 Track Reg Track Reg 0 1 0 Sector Reg Sector Reg 0 1 0 Sector Reg Data Reg		
512	DATA ACCESS LINES 0 THROUGH 7	DALO-DAL7	Eight bit bidirectional bus used for transfer of data, control, or status. This bus is enabled by CS and RW. Each line will drive one TTL load.		
13	MASTER RESET	WR	A logic low pulse on this line resets the device and initializes the status register internal pull-up		
14	GROUND	GND	Ground.		
15	POWER SUPPLY	· VCC	+ 5V ± 5% power supply input.		
16	STEP	STEP	The Step output contains a pulse for each step of the drive's R/W head. The WD1770 and WD1772 offer different step rates.		
17	DIRECTION	DIRC	The Direction output is high when stepping in towards the center of the diskette, and low when stepping out.		
18	CLOCK	CLK	This input requires a free-running 50% duty cycle clock (for internal timing) at 8 MHZ ± 1%.		
19	READ DATA	í ad	This active low input is the raw data line containing both clock and data pulses from the drive.		
20	MOTOR ON	MO	Active high output used to enable the spindle motor prior to read, write or stepping opera- tions.		
21	WRITE GATE	WG	This output is made valid prior to writing on the diskette.		
22		WD	FM or MFM clock and data pulses are placed on this line to be written on the diskette.		
23	TRACK 00	TROO	This active low input informs the WD1770 that the drive's RW reads are positioned over Track zero internal pull-up).		
24	INDEX PULSE	q i	This active low input informs the WD1770 when the physical index hole has been encountered on the diskette internal pull-up).		
25	WRITE PROTECT	WPAT	This input is sampled whenever a Write Command is received. A logic low on this line will prevent any Write Command from executing (internal pull-up)		
26	DOUBLE DENSITY	DDEN	³ This input protects either single (FM) or pourle (MFM) density (When DDEN = 0, double rensity is ne cored internal pull-up).		

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
27	DATA REQUEST	DRQ	This active high output indicates that the Data Register is full (on a Read) or empty (on a Write operation).
28	INTERRUPT REQUEST	INTRO	This active high output is set at the completion of any command or reset a read of the Status Register.





ARCHITECTURE

The Floppy Disk Formatter block diagram is illustrated on page 4. The primary sections include the parallel processor interface and the Floppy Disk interface.

Deta Shift Register — This 8-bit register assembles serial data from the Read Data input (RD) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations, the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations, information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command, the Data Register holds the address of the desired Track position This register is loaded from the DAL and gated onto the DAL under processor control. WD1770/1772

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read. Write, and Venfy operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be icaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) --- This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR) --- This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

CRC Logic --- This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:

G(x) = x16 + x12 + x5 + 1

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU) — The ALU is a senal comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.



WD1770 BLOCK DIAGRAM

Timing and Control — All computer and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external crystal clock. The FD1770 has two different modes of operation according to the state of DDEN. When DDEN \equiv 0, double density (MFM) is enabled. When DDEN \equiv 1, single density is enabled.

AM Detector — The address mark detector detects ID, data and index address marks during read and write operations.

Data Separator — A digital data separator consisting of a ring shift register and data window detection logic provides read data and a recovery clock to the AM detector.

PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the WD1770. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and RW = 1 are active or act as input receivers when CS and RW = 0 are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits A1 and A0, combined with the signal RW during a Read operation or Write operation are interpreted as selecting the following registers:

A1 - A0	READ (RVW = 1)	WRITE (R/W = 0)
0 0	Status Register	Command Register
0 1	Track Register	Track Register
1 0	Sector Register	Sector Register
1 1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the WD1770 and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also auppears as status bit 1 during Read and White operations.

Or Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is 'ransferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register pror to processor readout, the Lost Data bit is set in the Status Register. The Read operations continues until the end of sector is reached.

On Disk Write operations the Data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next senal byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The WD1770 has two modes of operation according to the state DDEN (Pin 26) When DDEN = 1, single density is selected. In either case, the CLK input (Pin 18) is at 8 MHZ.

GENERAL DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1" For MFM formats. DDEN should be placed to a logical "0" Sector lengths are determined at format time by the fourth byte in the "ID" field.

SECTOR LE	SECTOR LENGTH TABLE					
SECTOR LENGTH FIELD (HEQ)	NUMBER OF BYTES IN SECTOR (DECIMAL)					
00	128					
01	256					
02	512					
03	1024					

The number of sectors per tract as far as the WD1770 is concerned can be from 1 to 255 sectors. The

number of tracks as far as the WD1770 is concerned is from 0 to 255 tracks.

GENERAL DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the device before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interhupt is generated and the Write Protect status bit is set.

For Write operations, the WD1770 provides Write Gate (Pin 21) to enable a Write condition, and Write Data (Pin 22) which consists of a series of active high pulses. These pulses contain both Clock and Data information in FM and MFM. Write Data provides the unique missing clock patterns for recording Address Marks.

The Precomp Ehable bit in Write commands allow automatic Write precompensation to take place. The outgoing Write Data stream is delayed or advanced from nominal by 125 nanoseconds according to the following table:

PATTERN			ų	MFM	FM
X	1	1	0	Early	NA
X	0	1 1	11	Late	N/A
0	ŏ	0	1 1	Early	N/A
1	ō	ō	Ó	Late	N/A
L				-Next Bit to b -Current Bit s	ending
•					ending

Precompensation is typically enabled on the innermost tracks where bit shifts usually occur and bit density is at its maximum.

COMMAND DESCRIPTION

The WD1770 will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summanzed in Table 1.

COMMAND SUMMARY

					Bľ	13			
TYP	E COMMAND	7		5	4	3	2	1	0
Ī	Restore	0	0	0	Ō	h	V	1	Ð
1	Seek	0	0	0	1	ħ	۷	n	Ð
1	Step	0	0	1	u	h	۷	1	C,
I	Step-in	0	1	0	U	h	۷	f1	Ю
- 1	Step-out	0	1	1	U	h	۷	11	D
H	Read Sector	1	0	0	m	ħ	Ε	0	0
11	Write Sector	1	0	1	m	h	Ε	Ρ	- 20
N	Read Address	1	1	0	0	h	E	0	0
HI	Read Track	1	1	1	0	h	E	0	Ð
111	White Track	1	1	1	1	ħ	Ε	Ρ	0
N	Force Interrupt	1	1	0	1	IJ	2	η	6

FLAG SUMMARY

TYPE I COMMANDS

h = Motor On Flag (Bit 3)

h = 0, Enable Spin-Up Sequence

h = 1. Disable Spin-Up Sequence

V = Verity Fleg (Bit 2)

V = 0. No Venity V = 1. Venity on Destination Track

r1. m = Stepping Rate (Bits 1, 0)

۲ <u>۱</u> ,	9	WD1770	WD1772
0	0	6 ms	2 ms
ŏ	1	12 ms	3 ms
ĩ	ò	20 ms	5 ms
1	1	30 ms	6 ms

u = Update Flag (Bit 4

u = 0, No Update

u = 1, Update Track Register

TYPE & & IN COMMANDS

m = Multiple Sector Flag (Bit 4)	
m = 0. Single Sector	_
m = 1, Multiple Sector	

ag = Data Address Mark (6110)

- ao = 0. Write Normal Data Mark
- ap = 1, Write Deleted Data Mark

E = 30ms Setting Delay (Bit 2)

E = 0. No Delay

E = 1, Add 30ms Delay

P * Write Precompensation (Bit 1)

- P = 0. Enable Write Precomp
- P = 1, Disable Write Precomp

TYPE IV COMMANDS

ig-lo Interrupt Condition (Bits 3-0)

- Ig = 1. Don't Care
- I1 = 1. Don't Care
- I2 = 1, interrupt on index Puise
- 13 = 1, Immediate Interrupt
- Ig-Ig = 0, Terminate without Interrupt

TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (rg.rs), which determines the stepping motor rate.

A 4µs (MFN) or 8 µs (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 24us before the first stepping pulse is generated.

After the last directional step an additional 30 milliseconds of head settling time takes place if the Venfy flag is set in Type I commands. There is also a 30 ms head settling time if the E flag is set in any Type II or III commands.

When a Seek, Step or Restore command is executed, an optional ventication of Read/White head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The ventication operation begins at the end of the 3D millisecond setting time after the head is loaded against the media. The track number from the first encountered 1D Field is compared against the contents of the Track Register. If the track numbers compare and the 1D Field Cyclic Redundancy Check (CRC) is correct, the venty operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error status bit is set (Status Bit 3), and the next encountered ID field is read from the disk for the ventication operation.

The WD1770 must find an ID field with correct track number and correct CRC within 5 revolutions of the media, otherwise the seek error is set and an INTRO is generated. If V = 0, no verification is performed.

All commands, except the Force Interrupt command, may be programmed via the h Flag to delay for spindle motor start up time. If the h Flag is set and the Motor On line (Pin 20) is low when a command is received, the WD1770 will force Motor On to a logic 1 and wait 6 revolutions before executing the command At 300 RPM, this guarantees a one second spindle start up time if after finishing the command, the device remains idle for 10 revolutions, the Motor On line will go back to a logic 0. If a command is issued while Motor On is high, the command will execute immediately, defeating the 6 revolution start up. This feature allows consecutive Read or Write commands without waiting for motor start up each time; the WD1770 assumes the spindle motor is up to speed.

RESTORE (SEEK TRACK O)

Upon receipt of this command, the Track 00 (TR00) input is sampled. If TR00 is active tow indicating the Read/Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TR00 is not active tow, stepping pulses (Pin 16) at a rate specified by the r1,r0 field are issued until the TR00 input is activated.



- 31 gen. -



At this time, the Track Register is loaded with zeroes and an interrupt is generated. If the TRUD input does not go active low after 255 stepping pulses, the WD1770 terminates operation, interrupts, and sets the Seek error status bit, providing the V flag is set. A verification operation also takes place if the V flag is set. The h bit allows the Motor On option at the start of command.

SEEK

This command assumes that the Track Register contains the track number of the current position of the ReadWrite head and the Data Register contains the desired track number. The WD1770 will update the Track Register and issue stepping pulses in the appropriate direction until the contents of the Track Register are equal to the contents of the Data Register (the desired track location). A ventication



TYPE I COMMAND FLOW

operation takes place if the V flag is on. The h bit allows the Motor On option at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

STEP

Upon receipt of this command, the WD1770 issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the r_1 ,g field, a verification takes place if the V flag is on. If the U flag is on, the Track Register is updated. The h bit allows the Motor On option at the start of the command. An interrupt is generated at the completion of the command.

STEP-IN

Upon receipt of this command, the WD1770 issues one stepping pulse in the direction towards track 76. If the U flag is on, the Track Register is incremented by one. After a delay determined by the rj.rg field, a ventication takes place if the V flag is on. The h bit allows the Motor On option at the start of the command. An interrupt is generated at the completion of the command.

STEP-OUT

Upon receipt of this command, the WD1770 issues one stepping pulse in the direction towards track 0. If the U flag is on, the Track Register is decremented by one. After delay determined by the r1.0 field, a verification takes place if the V flag is on. The h bit allows the Motor On option at the start of the commend. An interrupt is generated at the completion of the command.

TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Commend into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the buey status bit is set. If the E flag = 1 the command will execute after a 30 masc delay.

When an ID field is located on the disk, the WD1770 compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The WD1770 must find an ID field with a Track number, Sector number, and CRC within four revolutions of the disk, other-



TYPE II COMMAND

wise, the Record not found status bit is set (Status Bit 4) and the command is terminated with an interrupt (INTRO).

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with

the sector register internally updated so that an address verification can occur on the next record. The WD1770 will continue to read or write multiple records and update the sector register in numerical accending sequence until the sector register exceeds the number of sectors on the track or until the Force interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the WD1770 is instructed to read sector 27 and there are only 28 on the track, the sector register exceeds the number available. The WD1770 will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

READ SECTOR

Upon receipt of the Read Sector command, the Bully status bit is set, and when a ID field is encountered that has the correct track number, correct sector number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the ID field is searched for and vertifed again followed by the Data Address Mark search. If after 5 revolutions the DAM cannot be found, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is nerated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is cenerated. If the computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

STATUS OIT 5	
1	Deleted Data Mark
0	Deta Mark

WRITE SECTOR

Upon receipt of the Write Sector command, the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, and correct CRC, a DRC is generated. The WD1770 counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated





and the Lost Data status bit is set. If the DRO has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time, the Data Address Mark is then written on the disk as determined by the apfield of the command as shown below:

10	DATA ADORESS MARK (BIT O)	
1	Deleted Data Mark	
0	Data Mark	

.

4.4 1

The WD1770 then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit







is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. INTRO will set 24usec (MFM) after the last CRC byte is written, the gratial sector writing, the proper method is to write data and fill the balance with zeroes.

TYPE I COMMANDS

Read Address

Upon receipt of the Read Address command, the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK	SIDE NUMBER	SECTOR	SECTOR	CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the WD1770 checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a companison can be made by the user. At the end of the operation an interrupt is generated and the Busy Status is reset.

Read Track

Upon receipt of the READ track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRO's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An Interrupt is generated at the completion of the command. This command has several characteristics which make it suitable for diagnostic purposes. They are: no CRC checking is performed; gap information is included in the data stream; and the address mark detector is on for the duration of the command. Because the AM detector is always on, write splices or noise may cause the chip to look for an AM.

WD1770/1772

The ID AM, ID field, ID CRC bytes, DAM, Deta, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.

WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed VO or when operating under DMA with a large amount of memory. Data and geo information must be provided at the computer interface. Formatting the disk is accomplished by positioning the RW head over the desired track number and issuing the Whee Track commend.

Upon receipt of the Write Track command, the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded within 3 byte times, the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is withinted.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the WD1770 detects a data pattern of F5 through FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

IN DR (HEQ	IN FM (DDEN = 1)	IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1° in MFM, Present CRC
F6	Not Allowed	Write C2°° in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru F8	Write F8 thru F8, CLK = C7, Preset CRC	Write F8 thru F8, in MFM
FC	Write FC with CLK = D7	Write FC in MFM
FD	Write FD with CLK = FF	Write FC in MFM
FE	Write FE, CLK = C7, Preset CRC	Write FE in MFM
FF	Write FF with CLK = FF	Write FF in MFM

*Missing clock transition between bits 4 and 5.

**Missing clock transition between bits 3 and 4.







The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 through FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formata with sector lengths of 128, 256, 512, or 1024 bytes.

TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to insure. Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:

10 = Don't Care

- I1 = Don't Care
- I2 = Every Index Pulse I3 = Immediate Interrupt

The conditional interrupt is enabled when the corresponding bit positions of the command ([3-lg) are set to a 1. Then, when the condition for interrupt is met, the INTRO line will go high signifying that the condition specified has occurred. If [3-lg are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition ([3 = 1]) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D6) to clear on a subsequent load command register or read status register operation. Follow a HEX D6 with D0 command.

Whit 16 micro sec (double density) or 32 micro sec (single density) before issuing a new command after issuing a forced interrupt. Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

Status Register

Upon receipt of any command, except the Force interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type i commands. - 46 360 - 462 300 1

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a need of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

(BITS)							
7		5	4	3	2	1	0
S7	S6	S5	S	SJ	3	S1	SO

RECOMMENDED - 128 BYTES/SECTOR

Shown below is the recommended single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the White Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

	NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
	40	FF (or 00)
	6	00
	1	FE (ID Address Marto
	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number (1 thru 1A)
	1	00 (Sector Length)
	1	F7 (2 CRC's written)
	11	FF (or 00)
	6	00
	1	FB (Data Address Mark)
	128	Data (IBM uses ES)
	1	F7 (2 CRC's written)
ŀ	10	FF (or 00)
	369**	FF (or 00)

*White bracketed field 16 times.

**Continue writing until WD1770 interrupts out. Approx, 369 bytes.

258 BYTES/SECTOR

Shown below is the recommended dual-density formet with 256 bytes/sector. In order to format a diskette the user must issue the White Track command and load the data register with the following values. For every byte to be written, there is one data request.



W01770/1772

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	46
12	00
3	F5 (Writes A1)
1	FE (ID Address Mark)
1	Track Number (0 thru 4C)
1	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01-Sector Length)
1 1	F7 (2 CRC's written)
22	4E
12	00
3	F5 (Writes A1)
1	FB (Data Address Mark)
256	DATA
1	F7 (2 CRC's written)
24	4E
668**	4Ē

"Write bracketed held 16 times.

STATUS REGISTER DESCRIPTION

**Continue writing until WD1770 interrupts out. Approx. 668 bytes.

1. Non-Standard Formats

Variations in the recommended formats are possible to a limited extent if the following requirements are met:

1) Sector size must be 128, 256, 512 of 1024 bytes.

2) Gap 2 cannot be varied from the recommended format.

3) 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the WD1770 Gep 1, 3, and 4 lengths can be as short as 2 bytes for WD1770 operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the recommended format be used for highest system reliability.

	FM	MFM
Gapl	16 bytes FF	32 bytes 4E
Gapil	11 bytes FF	22 bytes 4E
•	6 bytes 00	12 bytes 00 3 bytes A1
Gap 111**	10 bytes FF 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gao IV	16 bytes FE	16 bytes 4E

*Byte counts must be exact.

*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

BIT NAME	MEANING
S7 MOTOR ON	This bit reflects the status of the Motor On output.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
SS RECORD TYPE/SPIN-UP	When set, this bit indicates that the Motor Spin-Up sequence has completed (6 revolutions) on Type I commands. Type 2 & 3 commands, this bit indicates record Type. 0 = Data Mark. 1 = Deleted Data Mark.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector or side were not found. This bit is reset when updated.
S3 CRC ERROR	It S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA/ TRACK 00	When set, it indicates the computer did not respond to DRO in one byte time. This bit is reset to zero when update. On Type I commands, this bit reflects the status of the TRACK 00 Pin.
SI DATA REQUEST/ INDEX	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated. On Type I commands, this bit indicates the status of the Index Pin.
SO BUSY	When set, command is under execution. When reset, no command is under execution.

DC ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Storage Temperature	- 55°C to + 125°C
Operating Temperature	0°C to 70°C Ambient

This document describes the method of interfacing to the 1772 through the DMA CHANNEL on the ATARI ST.

Before any data transfers can begin to or from the floppy, the DMA fifo must be cleared and the DMA address must be set up. To clear the fifo write a 190 to ff8606 followed by 90 to ff8606. Next set up the DMA address as follows:

ff860d is the least significant 8 bits of the address ff860b is the middle 8 bits of the address ff8609 is the most significant 8 bits of the address

Addressing the 1772

The 1772 requires two writes to access the registers. The first write (to ff8606) selects the 1772 register. The second access is to the 1772 register.

The addresses for the registers are (in hex):

1, 80 - This selects the command/status register.

- 2. 82 This selects the track register.
- 3. 84 This selects the sector register.
- 4, 86 This selects the data register.

Each of the above values must be or-ed with 100 (hex) if the direction of transfer is from memory to floppy disk. Also a value of ff must be written to 43e to prevent the TOS from changing the value in ff8606. (If ff is in 43e this prevents TOS from modifying the value in ff8606. THIS BYTE MUST BE SET BACK TO 00 AS SOON AS THE DISK OPERATION IS COMPLETED!!)

<u>Seeks</u>

To seek to a track the 1772 first receives the destination track in the data register (86) and then is issued the command seek command (17).

For Example:

move.w *\$86,ffff8606 ;select the data register move.w *\$4f,ffff8604 ;write destination track (last track on drive) move.w *\$80,ffff8606 ;select command register nop nop ;delay because of the 3usec cycle time of ;the 1772 register access move.w *\$17,ffff8604 ;this is a seek with verify with the correct ;step rate The 1772 will generate an interrupt when it has finished the seek. The interrupt can also be polled at fffa01 bit 5. If this bit is a zero then the 1772 is finished. To check for errors read from ff8604, this will clear the interrupt bit.

Transferring Data

To write to the diskette, first set up the DMA address. Next clear the DMA fifo then write 190 to ff8606 followed by 1 to ff8604. The 1 sets an upper limit of 512 bytes that can be transferred. (The maximum 512 byte blocks that can be transferred is ff.) Write the sector (1-9) number in the sector register. For a write in tracks 00-27 use a6 for the write command, and a4 for tracks 28-4f. Use 84 (hex) for the read command. Do not use any of the read/write multiple sectors commands since these require a Force Interrupt command which performs much slower than re-executing the read or write command.

Format Track Command

The write track command (f6 for tracks 00 - 27 and f4 for tracks 28 - 4f) writes data to the drive beginning with the index pulse and ending with the index pulse. This requires about 1a00 bytes to fill a drive running at 3%. By using the existing format command each track will have 9 sectors of 512 bytes per sector. The fourth byte of the Id-Field is used by the 1772 to count the number of bytes to transfer and to determine where the CRC is in the data field. Changing a parameter in the Id-Field can be incompatible with the TOS. Valid track numbers are 0-4f, valid sector numbers are 1-9. The side number is ignored. (The side number can be read by issuing the READ ADDRESS command 3 times without clearing the DMA fifo or changing the DMA pointer.)

The entire track can be written as one long sector and then read back using the read track command. (Using this method does not allow any use of the 1772 error checking capability.) When doing this, the first bytes to written after the index pulse should be 00. Allow at least 12 bytes of 00 for lock on time and 3 bytes of 15's for byte synchronization. (The f5's generate a1's with a missing clock pulse to allow the bytes to be aligned.)

ı

.

.

