

OUTLINE


The RP/RF/RJ5C15 are real-time clocks for microcomputers that can be connected directly to data buses of 16bit CPUs, such as the 8086, Z8000, and 68000, and of 8bit CPUs, such as the 8085A, Z80, 6809, and 6502. They allow setting or reading of the clock with the same procedures as for the Read/Write operation for memory.

These products have various features including clock, calendar and alarm functions and can be backed up by batteries.

FEATURES


- Connected directly to CPU enabling fast access. • 4bit bidirectional data bus : D0 - D3
- 4bit address input : A0 - A3
- Built-in clock counter (hour, minute, second) and calendar counter (leap year, year, month, day, day-of-the-week)
- All clock data expressed in BCD codes
- Backed up by batteries (minimum : 2.0V)
- Selectable basic clock frequency : 16kHz, 1kHz, 128Hz, 16Hz, 1Hz, 1/60Hz.
- Outputs alarm signals or timing pulse of 16Hz or 1Hz. • CMOS technology
- Supply voltage : Single power supply of +5V
- Packages RP5C15.....18pin DIP
 RF5C15.....18pin SOP
 RJ5C15.....28pin PLCC

BLOCK DIAGRAM




PIN CONFIGURATIONS


• RP5C15 (18pin DIP)



• RF5C15 (18pin SOP)



• RJ5C15 (28pin PLCC)



PIN DESCRIPTION

Pin No.	Symbol	Function
1,2	\overline{CS} , CS	The \overline{CS} and CS are used to interface with external devices. Enabled when CS = "H" and \overline{CS} ="L". The CS is connected to the power down detector in the system power supply assembly while the \overline{CS} is connected to the microcomputer.
3	CLKOUT	Output pin for reference clock pulse and an open drain output. Selectable from 8 modes based on the setting of the clock select register as shown in the separate table.
4,5,6,7	A0 to A3	Input pins for the address signal. These pins are connected to the CPU address bus.
8	\overline{RD}	Input pin for I/O control. The \overline{RD} is set to "L" when data is transferred from the RP/RF/RJ5C15 to the CPU.
9	GND	Ground pin for the power supply of 0V.
10	\overline{WR}	Input pin for I/O control. The \overline{WR} is set to "L" when data is transferred from the CPU to the RP/RF/RJ5C15.
11,12,13,14	D0 to D3	Bidirectional data bus. Connected to the data bus of the CPU.
15	\overline{ALARM}	The \overline{ALARM} outputs alarm signal and 16Hz and 1Hz clock pulses. This pin is an open drain output.
16	OSCIN	The OSCIN and OSCOUT are connected to the 32.768kHz crystal oscillator.
17	OSCOUT	32.768kHz
18	Vcc	Input pin for the power supply of +5V.

*) Pin numbers shown are for the RP5C15 and the RF5C15. These are different for the RJ5C15. For specific pin number see the "PIN CONFIGURATIONS".

ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Conditions	Ratings	Unit
V _{CC}	Supply Voltage		-0.3 to 7.0	V
V _I	Input Voltage	Referenced at GND pin	-0.3 to V _{CC} +0.3	V
V _O	Output Voltage		-0.3 to V _{CC} +0.3	V
P _d	Maximum Power Dissipation	T _a =25°C	400	mW
T _{opr}	Operating Temperature		-20 to 70	°C
T _{stg}	Storage Temperature		-40 to 125	°C

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum ratings are threshold limit values that must not be exceeded even for an instant under any conditions. Moreover, such values for any two items must not be reached simultaneously. Operation above these absolute maximum ratings may cause degradation or permanent damage to the device. These are stress ratings only and do not necessarily imply functional operation below these limits.

RECOMMENDED OPERATING CONDITIONS

(Unless otherwise specified, T_a=-20 to 70°C)

Symbol	Item	Conditions	MIN.	TYP.	MAX.	Unit
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{DH}	Data Preservation Voltage		2.0		5.5	V
f _{XT}	Crystal Oscillation Frequency			32.768		kHz

DC ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Ta=-20 to 70°C, Vcc=5V±10%)

Symbol	Item	Conditions	MIN.	TYP.	MAX.	Unit
VIH	“H” Input Voltage (excluding OSCIN)		2.0		Vcc+0.3	V
	“H” Input Voltage (OSCIN)		2.4		Vcc+0.3	V
VIL	“L” Input Voltage (excluding OSCIN)		-0.3		0.8	V
	“L” Input Voltage (OSCIN)		-0.3		0.5	V
VOH	“H” Output Voltage	IOH=-400µA	2.4			V
VOL	“L” Output Voltage	IOL=2mA			0.4	V
ILI	Input Leakage Current	VIN=0 to Vcc	-10		10	µA
IOZ	Output Off-state Leakage Current	Voz=0 to 5.5V			±10	µA
ICC1	Supply Current for Backup	fXT=32.768kHz, Vcc=2.0V			15	µA
ICC2	Operating Supply Current	fXT=32.768kHz, Vcc=5.5V*			250	µA
VILCS	CS pin “L” Input Voltage for Backup	Vcc=2.0V	-0.2		0.2	V
VIHCS	CS pin “H” Input Voltage for Backup	Vcc=2.0V	1.8		2.0	V

*) RD, WR signal frequency : 100kHz ; Input pin is fixed at Vcc or GND level ; output pin open.


AC ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Ta=-20 to 70°C, Vcc=5V±10%)


Symbol	Item	Conditions	MIN.	TYP.	MAX.	Unit
tAC	Address-RD/WR Delay Time		50			ns
tCC	R \bar{D} /WR Pulse Width		120		13000	ns
tCA	Address Effective Time after rising of R \bar{D} /WR		10			ns
tRD	Data Delay Time after falling of R \bar{D}	1TTL+100pF			120	ns
tRDH	Data Hold Time after rising of R \bar{D}		10			ns
tWDS	Data Setup Time in Write operation		100			ns
tWDH	Data Hold Time in Write operation		20			ns
tTED	Timer Enable to Timer Disable		100			µs
tADJ	Adjust Completion Time				100	µs
tAINH	Alarm Write Inhibit Time after Resetting		100			µs
tRCV	R \bar{D} /WR Recovery Time		1			µs

TIMING CHART

• Read Cycle



• Write Cycle



ADDRESS MAPPING

MODE	BANK 0					BANK 1					
	A3 to A0	Description	D3	D2	D1	D0	Description	D3	D2	D1	D0
0	1-second counter						Clock output select register	×			
1	10-second counter	×					Adjust	×	×	×	ADJ
2	1-minute counter						1-minute alarm register				
3	10-minute counter	×					10-minute alarm register	×			
4	1-hour counter						1-hour alarm register				
5	10-hour counter	×	×				10-hour alarm register	×	×		
6	Day-of-the-week counter	×					Day-of-the-week alarm register	×			
7	1-day counter						1-day alarm register				
8	10-day counter	×	×				10-day alarm register	×	×		
9	1-month counter							×	×	×	×
A	10-month counter	×	×	×			12/24 select register	×	×	×	
B	1-year counter						Leap year counter	×	×		
C	10-year counter							×	×	×	×
D	MODE register	Timer EN	Alarm EN	×	BANK1/0		Timer EN	Alarm EN	×	BANK1/0	
E	TEST register	Test 3	Test 2	Test 1	Test 0		Test 3	Test 2	Test 1	Test 0	
F	RESET controller, etc.	1Hz ON	16Hz ON	Timer RESET	Alarm RESET		1Hz ON	16Hz ON	Timer RESET	Alarm RESET	

*) "x" means "Don't care" for Write ; always "0" for Read.

• Clock Output Select Register (BANK 1, Address 0h)

D3	D2	D1	D0	Clock Output	Remarks
×	0	0	0	"Z"	High impedance
×	0	0	1	16.384kHz	duty 50%
×	0	1	0	1.024kHz	duty 50%
×	0	1	1	128Hz	duty 50%
×	1	0	0	16Hz	duty 50%
×	1	0	1	1Hz	duty 50% ⌋ When the second counter counts up.
×	1	1	0	1/60Hz	duty 50% ⌋ When the second counter counts up.
×	1	1	1	"L"	


*) "x" means "Don't care" for Write ; always "0" for Read.

• **ADJ (BANK1, Address 1h, D0)**

Bit for correcting the second digit. When set to 1,

- 1) For digits ranging from 00 to 29 : Resets the lower-order counter than the 1-second counter and sets the second digit to 00.
- 2) For digits ranging from 30 to 59 : Resets the lower-order counter than the 1-second counter, sets the second digit to 00 and increments the minute digit by 1.

• **MODE register (BANK1/0, Address Dh)**



*) When the Timer EN is set to 0, the 1-second counter and higher-order counters than the 1-second counter stop. If any carrying occurs in the lower-order counters than the 1-second counter while the Timer EN is 0, carrying will be held and avoided until the Timer EN changes from 0 to 1. Thus, no apparent delay is produced when the duration of the Timer EN = 0 is less than one second.

• **$\overline{12}$ /24 select register (BANK1, Address Ah)**

D0=1 sets to 24-hour system ; D0=0 sets to 12-hour system.
Set the 10-hour counter as D1=1 for p.m., D1=0 for a.m.

• **Leap year counter (BANK1, Address Bh)**

(D1, D0)=(0, 0) sets the counter for leap years. The counter value changes in the order of (0, 0) (0, 1) (1, 0) (1, 1) (0, 0) repeatedly in the same timing as the year counter.

• **RESET controller/16Hz · 1Hz clock register. (BANK1/0, Address Fh)**

- D0=1 : Resets all alarm registers.
- D1=1 : Resets divider stages for seconds or smaller units.
- D2=0 : 16Hz clock pulse ON.
- D3=0 : 1Hz clock pulse ON.


• **Test register (BANK1/0, Address Eh)**

Register used for LSI inspection. Recommended setting is (D3, D2, D1, D0)=(0, 0, 0, 0)

*) Addresses 0h to Dh are applicable both for Read and Write.
*) Addresses Eh to Fh are applicable only for Write.


OSCILLATOR CIRCUIT

Since this circuit includes an output ballast resistor ($\approx 70k$), no external device is necessary.



- *) Values of Ci and Co are for reference only.
- *) In the RJ5C15, the OSCIN is 26pin and the OSCOUT is 27pin.

• RJ5C15 (24pin PLCC)



NOTICE

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
2. This document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, computer equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire-containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

June 1995



RICOH COMPANY, LTD.
ELECTRONIC DEVICES DIVISION

HEADQUARTERS

13-1, Himemuro-cho, Ikeda City, Osaka 563-8501, JAPAN
Phone +81-727-53-6003 Fax +81-727-53-2120

YOKOHAMA OFFICE (International Sales)

3-2-3, Shin-Yokohama, Kohoku-ku, Yokohama City, Kanagawa 222-8530,
JAPAN
Phone +81-45-477-1697 Fax +81-45-477-1694 • 1695
<http://www.ricoh.co.jp/LSI/english/>

RICOH CORPORATION
ELECTRONIC DEVICES DIVISION

SAN JOSE OFFICE

1996 Lundy Avenue, San Jose, CA 95131, U.S.A.
Phone +1-408-944-3306 Fax +1-408-432-8375
<http://www.ricoh-usa.com/semicond.htm>