TC8569AF


Floppy Disk Controller

1. GENERAL DESCRIPTION

TC8569AF is a single chip LSI for Floppy Disk Controller, which has VFO and other circuits with FDC chip for interfacing a processor to floppy disk drive and supports data rates up to 1Mbps.

2. FEATURES

- ☐ Si-gate CMOS single chip LSI
- ☐ Single +5V power supply
- [1] 80pin plastic flat package
- ☐ Compatible with 8080 system data and control buses
- ☐ Built-in VFO circuit
- \square Standby function for battery operation.
- MFM recording formats (1M/500K/250Kbps)
- FM recording formats (250k/125Kbps)
- ☐ Built-in write pre-compensation circuit
- ☐ Motor enable control for 2 drives
- ☐ Built-in address decorder
- ☐ Multi-sector data transfer
- ☐ Multi-track data transfer
- ☐ Direct interface to FDD with CMOS type interface system
- ☐ Programmable step rate time
- Compatible with IBM diskette 1 and 2
- Including CRC check function (X¹⁶+X¹²+X⁵+1)
- DMA/Non-DMA (interrupt) data transfer



TOSHIBA (UC/UP) 64E D 5997249 0026791 128 1083

☐ TC8569AF is an improvement on the TC8569F. The differences between them are as follows.

· DMAC interface

TC8569F has the bug that DMA data transfer hangs up at using the DMA controller in verify mode [only -DACK2 is applied to FDC without -IOR and -IOW replying DRQ2], because DRQ2 is not reset.

DRQ2 is reset only by being applied -DACK2 and -IOR or -IOW at the same time. At using DAM controller in verify mode DMA controller applied only -DACK2 to FDC and therefore this trouble occurs.

TC8569AF resolves this problem. The verify mode of DMA controller is available.

· VFO part


TC8569F's built-in VFO has the bug to decrease compatibility with IBM PC's FDC circuit. TC8569F can hardly read the first sector when the all of the following conditions are satisfied.

- ① Adopting a record format which doesn't include a certain data pattern to re-detect Sync within, from Index position to the first sector.
- ② Using FDC VFO in 2-filter mode
- ③ The first half of the sector data just before Index of the track is FF₁₆ pattern.

TC8569AF improves this problem. Using TC8569AF in 2-filter mode, such a problem doesn't occur. TC8569AF has the same specification as TC8569F except the above two points.

3. FDC APPLICATION SYSTEM

3.1 FDC BLOCK DIAGRAM



3.2 APPLICATION SYSTEM 1

TC8569AF corresponds with each floppy by changing value of D0 and D1 (XRATE0, XRATE1) on control register 2. TABLE 3.2 shows the correlation between XRATE0, XRATE1 and these floppys.

TABLE 3.2

XRATE1	XRATE0	FLOPPY TYPE	CLOCK FREQ. OF INTERNAL FDC	TRANSFER RATE
0	0	Standard floppy	8MHz	500Kbps
0	1	-	-	-
1	0	Mini floppy	4MHz	250Kbps
1	1	Perpendicular magnetized floppy	16MHz	1 Mbps

This technical data is only described feature of floppys (Standard floppy, Mini floppy and Perpendicular Magnetized floppy). It's no mention of these floppy size.

1. Standard floppy

2HD type or 8 inch floppy

MFM recording formats (8MHz/500Kbps) FM recording formats (8MHz/125Kbps)

2. Mini floppy

2D or 2DD type floppy


MFM recording formats (4MHz/250Kbps) FM recording formats (4MHz/125Kbps)

3. Perpendicular Magnetized floppy

2ED type floppy


MFM recording formats (1Mbps)
FM recording formats (not supported)

3.3.1 ALTERNATIVE FILTER MODE





3.3.2 FIXED FILTER MODE



3.4 APPLICATION for INTERFACING to IBM PC/AT

TC8569AF has the compatible registers in the floppy controller board of the PC/AT that are CONTROL REGISTER 0 for the Digital Output Register (DOR) and CONTROL REGISTER 2 for the Data Rate Register (DRR) and Digital Input Register (DIR). Signals SA3 through SA9 and AEN in the slot of the PC/AT's system board are decoded and the decoded signal is applied to -CS1 input to be chosen 3F0H-3F7H address space to TC8569AF.

TC8569AF can support 300Kbps data transfer rate by 24MHz system clock and setting MODE input to "High". The content of CONTROL REGISTER 2 is as following table when the system clock is 24MHz and "High Level" is applied to MODE input.

TABLE 3.4	CONTENT of CONTROL REGISTER 2 (XIN = 24MHz , MODE = "	High Level")
-----------	---	--------------

	,		·	J,
XRATE1	XRATE0	FLOPPY	SYSTEM CLOCK of FDC PART	TRANSFER RATE
0	0	Standard Floppy	8MHz	500Kbps
0	1	Mini Floppy	4.8MHz	300Kbps *
1	0	Mini Floppy	4MHz	250Kbps
1	1	_	-	_

^{* :} FM format is not supported at 300Kbps.

The typical application circuit of the floppy disk controller board for the PC/AT is shown in FIG.3.4b.

In this application circuit, 1Mbps, 500Kbps, 300Kbps and 250Kbps can be supported. The extra reset routine is necessary to expect a correct operation when XRATE1 and XRATE0 are changed. This is because that some glitches are generated when the system clock or MODE input level is changed. The extra reset is not necessary to use TC8569AF in a fixed mode (MODE input and the system clock are not changed during the operation).

-RDY input is connected to "Low level" in this application circuit when you should pay attention to the flowing item. The ready flag in the FDC block is set to not-ready after the FDC reset is released. Then four interrupt factors occur when FDC completes the drive scanning one cycle to detect the change of ready line against the four drives. Therefore, SENSE INTERRUPT STATUS COMMAND should be issued four times to reset the interrupt factors.

As commenting in the chapter 3.5, you should pay attention to the difference between the internal FDC of TC8569AF and the conventional type of FDC in programing the application software. If you use the standby mode, the control program for FDC should be modified as follow.

The state of the CONTROL REGISTER 0 has no relation to fulfill the standby condition. Therefore, you should insert the additional procedure to set SMB bit in the CONTROL REGISTER 1 after the motor-off routine and to reset SMB bit before the motor-on routine (Cf. FIG.3.4a)




FIG.3.4a FLOW CHART for STANDBY CONTROL




FIG.3.4b TYPICAL APPLICATION for IBM PC/AT

6

3.5 TC8569AF CAUTION IN PROGRAMING

3.5.1 FDC COMMAND

TC8569AF has a construction of commands which is almost compatible with that of TC8565P (compatible with µPD765A), but some commands are different from that of TC8565P. At programming, you should pay attention to the difference between TC8569AF and the conventional type of FDC as follows.

- 1: Commands which is not supported with TC8569AF
 - TC8569AF does not have three commands that are SCAN EQUAL, SCAN LOW or EQUAL and SCAN HIGH or EQUAL.
- 2 : Command which has different function

SPECIFY COMMAND defines the time interval between step pulses, the head loading time and the head unloading time. But TC8569AF does not have the function of head load, then the head loading time and head unloading time have no meaning in the SPECIFY COMMAND of TC8569AF. It is necessary to find another method if the head loading time is used as the settling time for READ/WRITE operation.

3 : New Command

CONFIG COMMAND should be executed at initializing FDC.

3.5.2 CAUTION AT INITIALIZING

At initializing FDC and changing the type of floppy you should pay attention to the several points as follows.

- 1 : Reset operation for FDC block
 - TC8569AF can reset FDC block by writing 0 (zero) to bit D2 in CONTROL REGISTER 0. After TC8569AF is released from the reset state, this bit is set to 0 (zero). This bit need to be set to 1 when the FDC operation begins.
- 2 : Setting up the type of floppy
 - The standard floppy mode is set up after TC8569AF is released from the reset state. You should set up the correct floppy mode by writing to the CONTROL REGISTER 2 (XRATE1, XRATE0).
- 3 : Execution of CONFIG COMMAND
 - At initializing FDC, CONFIG COMMAND should be executed for the correct operation.

4. PIN DESCRIPTION

4.1 PIN CONNECTION

NO.	1/0	PIN NAME	NO.	1/0	PIN NAME	NO.	I/O	PIN NAME
1	0	C6	31	Ī	-IOW	61	I	MODE
2	0	C4	32	I	DMATC	62	0	STNBY
3	V	VDD	33	1	-DACK2	63	G	VSS
4	0	TDW	34		-TEST1	64	0	-RW/SK
_5	0	TRDT	35	1	-TEST2	65	0	LOCK
6	- 1	RESET	36	Ī	-TEST3	66	0	LWDEN
7	0	RD7EN	37	G	VSS	67	0	MEN1
8	0	-TGATE	38	0	LPF1	68	0	MEN0
9		IDSEL	39	0	LPF2	69	0	WDT1
10	0	ENID	40		CONT	70	0	WE
11	0	DRQ2	41	AG	AVSS	71	0	HS
12	0	INTRQ	42	V	VDD	72	V	VDD
13	G	VSS	43	0	VCO	73	G	VSS
14	1/0	D0	44	1	CDS	74	0	HL
15	1/0	D1	45	I	-RDT	75	0	STP
16	1/0	D2	46	- 1	-IDX	76	0	DR
17	1/0	D3	47	ı	-RDY	77	0	DS1
18	1/0	D4	48	1	-WP	78	0	DS0
19	1/0	D5	49	1	-TK0	79	0	MDSL1
20	1/0	D6	50	_	-DSKCHG	80	0	MDSL0
21	1/0	D7	51	_	LA			
22	G	VSS	52		-SHEN			***
23	0	RD7	53	1	SHB			
24		CS2	54	1	SHA			
25		A2	55		FVFO			· · · · · · · · · · · · · · · · · · ·
26	<u> </u>	A1	56	0	MFM			
27		A0	57	G	VSS			
28	<u> </u>	-CS1	58	Į.	XIN			· · · · · · · · · · · · · · · · · · ·
29	ı	AEN	59	0	XOUT			
30	I	-IOR	60		-SRSEL			· · · · · · · · · · · · · · · · · · ·



4.2 DESCRIPTION OF PIN FUNCTION

NO.	PIN NAME	1/0	PIN FUNCTION	
1	C6	0	Output port of C6 bit in a CONTROL REGISTER 1.	
2	C4	0	Output port of C4 bit in a CONTROL REGISTER 1.	
3	VDD		+ 5V power supply	
4	TWD	0	These terminals for test. Use in non-connect.	
5	TRDT	0	These terminals for test. Ose in non-connect.	
6	RESET	I	RESET CONTROL REGISTERS. The [-FRST] bit on the CONTROL REGISTER 0 is also reset, and consequently the internal FDC block is reset.	
7	RD7EN	0	Output control signal for DISK CHANGED. When DISK CHANGE which is output to [RD7] is connected to the system bus via LS126, use this output for the gate signal for LS126.	
8	-TGATE	0	When the data bus is connected to the system bus via LS245, use this signal for the gate signal for LS245.	
9	IDSEL	ı	[DRQ2] and [INTRQ] become three state output when "Low Level" is applied to this input. When ENID in the CONTROL REGISTER 0 is set to 0 (zero), [DRQ2] and [INTRQ] output become high-impedance state. When "High Level" is applied to this input, [DRQ2] and [INTRQ] become totem-pole output.	
10	ENID	0	Side output of ENID bit in a CONTROL REGISTER 0.	
11	DRQ2	0	Request signal for DMA transfer. This signal is the delayed [DRQ] from internal FDC chip. This signal is disabled to "Low level" with setting 0 (zero) on the ENID bit in the CONTROL REGISTER 0.	
12	INTRQ	0	Interrupt request signal for system from internal FDC chip. This signal is disabled to "Low level" with setting 0 (zero) on the ENID bit in the CONTROL REGISTER 0.	
13	VSS	G	Chips ground for digital circuits.	
14	D0	1/0		
15	D1	I/O		
16	D2	1/0		
17	D3	1/0	Bidirectional 8 bit data bus.	
18	D4	1/0	bianectional o bit data bus.	
19	D5	1/0		
20	D6	1/0		
21	D7	1/0		
22	VSS	G	Chips ground for digital circuits.	

NO.	PIN NAME	I/O	PIN FUNCTION	
23	RD7	0	DISK CHANGE output. When the address (A2 = 1, A1 = 1, A0 = 1) is accessed in the read operation (-IOR = Low), this output signal shows the inverting logic level which is applied to the [-DSKCHG] input. This output signal become high-impedance state in another condition.	
24	CS2	Î	Chip select input. High active control signal.	
25	A2	ī	Address 2 input	
26	A1	I	Address 1 input.	
27	A0	I	Address 0 input.	
28	-CS1	T I	Chip select input. Low active control signal.	
29	AEN	ı	Address enable input. "Low level" on [-CS1] and [AEN] and "High level" on [CS2] select the FDC-III, and allows [-IOR] and [-IOW] to be effective.	
30	-IOR	i	Low active control signal to transfer data from the FDC to the Data- Bus.	
31	-low	ı	Low active control signal to transfer data from the Data-bus to the FDC-III.	
32	DMATC	1	High active DMA transfer terminating signal. When the FDC works DMA MODE, this signal terminates the DMA transfer.	
33	-DACK2	1	Low active DMA cycle executing signal. When the FDC works DMA MODE, this signal controls DMA I/O.	
34	-TEST1			
35	-TEST2	1	These input terminals for LSI test. "High level" should be applied.	
36	-TEST3	1		
37	VSS	G	Chips ground for digital circuits.	
38	LPF1	0	The charge pump output for external low pass filter. This output will activate when PLL circuit force to lock the read signal (Pull-in mode).	
39	LPF2	0	The charge pump output for external low pass filter. This output will be selected after PLL has pulled in the read signal and use low gain filter.	
40	CONT	ı	Analog voltage input for VCO.	
41	AVSS	AG	Analog ground for VCO and PLL circuits.	
42	VDD	V	+ 5V power supply.	
43	VCO	0	The output terminal for LSI test. Use in non-connect.	
44	CDS	I	When "High Level" is applied to this input, the decode signal of bit 0 in CONTROL REGISTER 0 is selected for [DS1] and [DS0]. When "Low Level" is applied to this input, the non-decode signals of US1 and US0 of FDC block are selected for [DS1] and [DS0].	
45	-RDT	1	The input for the READ DATA from the floppy disk drive.	
46	-IDX	1	Index pulse input from FDD system interface.	



SHIBA (UC/UP) 64E D = 9097249 QO26803 777 = T0S3

NO.	PIN NAME	1/0	PIN FUNCTION	
47	-RDY	ı	Drive ready signal from FDD system interface.	
48	-WP	1	Write protected indicate signal from FDD system interface.	
49	-TK0	1	Head position indicate signal from FDD system interface. Low level on this terminal means that the head of FDD is on the TRACK #0 position. Disk change signal from FDD system interface	
50	-D\$KCHG	1	Disk change signal from FDD system interface.	
51	LA	1	Physical active level select on the output of FDD system interface signal, that is WDT1, WE, HS, STP, DR, HL, LWDEN, MEN0~1, DS0~1 and MDSL0~1. High level on this terminal means that these signal will be low active and can connect to directly FDD which has CMOS type interface specification.	
52	-SHEN		If "High level" on the terminal, no pre-compensation shifting will be done.	
53	SHB	1	Refer to the section 5.1.8.	
54	SHA	1	Neter to the section 5.1.6.	
55	FVFO		This signal decides the operation of the internal VFO circuit. The VFO operates in fixed filter non-switching mode when "High", and operates in alternative filters (high gain and low gain filters) switching mode when "Low".	
56	MFM	0	This output terminal will show the recording format of the operation of FDC. "High level" on this terminal shows that the FDC works at MFM recording format and otherwise shows FM recording format.	
57	VSS	G	Chips ground for digital circuits.	
58	XIN	ı	This input connects the crystal oscillator or external clock signal. In the standard usage, use 16MHz crystal oscillator.	
59	XOUT	0	This output is inverted signal of [XIN], or connected the crystal oscillator.	
60	-SRSEL	1	"High Level" is applied to this input. If "Low Level" is applied, you will be able to program the step rate (Ref. SPECIFY COMMAND) at the step of 1ms in mini floppy mode.	
61	MODE	i	"Low level" should be applied.	
62	STNBY	0	This signal shows that FDC-III is in a standby mode. In a standby mode, all internal clock is stopped for saving power dissipation and following signals are inactive states WDT1, WE, HS, STP, DR, HL, LWDEN, MEN0~1, DS0~1 and MDSL0~1.	
63	VSS	G	Chips ground for digital circuits.	
64	-RW/SK	0	"Low" shows that read / write operation is selected, and "High" shows that seek operation is selected.	
65	LOCK	0	The terminal for test. Use in non-connect.	
66	LWDEN	0	Low density output for FDD. Low active when LA = High.	

NO.	PIN NAME	1/0	PIN FUNCTION			
67	MEN1	0	Motor enable for drive #1 for FDD. Low active when LA = High.			
68	MEN0	0	Motor enable for drive #0 for FDD. Low active when LA = High.			
69	WDT1	0	Pre-compensated write data for FDD. Low active when LA = High.			
70	WE	0	Write enable signal for FDD. Low active when LA = High.			
71	HS	0	Head select signal when LA = High when LA = Low High Head0 Head1 Low Head1 Head0			
72	VDD	V	+ 5V power supply.			
73	VSS	G	Chips ground for digital circuits.			
74	HL	0	The terminal for test. Use in non-connect.			
75	STP	0	Decoded step pulse signal, connected disk drives for FDD. Low active when LA = High.			
76	DR	0	Decoded direction signal for head seek. when LA = High LA = Low Low inner seek outer seek High outer seek inner seek			
77	DS1	0	Drive select 1 signal for FDD. Low active when LA = High. Refer to TABLE 5.1.11a.			
78	D\$0	0	Drive select 0 signal for FDD. Low active when LA = High. Refer to TABLE 5.1.11b.			
79	MDSL1	0	These outputs signals show the FDD type which this controller			
80	MDSL0	0	expects. Refer to TABLE 5.1.9.			

5. **FUNCTIONAL DESCRIPTION**

CONTROL REGISTER and PART of PERIPHERAL CIRCUIT

5.1.1 RELATION of ADDRESS LINE and EACH REGISTER

AEN	-cs	C\$2	A2	A1	A0	-IOR	-low	SELECTION							
H	×	×	×	×	×	×	×								
×	Н	×	×	×	×	×	×								
<u> </u>	×	L_	×	×	×	×	×	NO-SELECTION							
L	L	Н	L	L	×	×	×	NO-SELECTION							
L	l ,	Н	L	Н		L	Н								
	L.		L		L	Н	L	CONTROL REGISTER 0							
<u> L </u>	L	Н	L	H	Н	×	×	NO SELECTION							
L	ı	L н	н	ы	ы	ы	ы	ы	ы	H	L	L	L	Н	MAIN STATUS REGISTER
	<u> </u>	''	13	L,	L .	Н	L	CONTROL REGISTER 1							
1	۱,	H	H	L	Н	L	Н	DATA DECISION							
		''		L	L	Н	L	DATA REGISTER							
L	L.	H	Н	Н	L	×	×	NO SELECTIN							
L.		H	Н	Н	н н	L	Н								
L.		11	11			Н	L	CONTROL REGISTER 2							
×	×	×	×	×	×	L	L	INHIBIT							
×	×	×	×	×	×	Н	Н	NO SELECTION							

H: High L : Low

x : Don't Care

5.1.2 CONDITION OF STANDBY STATE

LSI will enter into standby mode after several times elapsed, when the SBM bit in the CONTROL REGISTER 1 is set to "1" and following conditions are filled. The waiting time is decided by the state of internal FDC mode. Usually, 6ms to 8ms in MINI floppy mode and 3ms to 4ms in STANDRAD floppy mode. Additional condition is as follows.

- -FRST bit of CONTROL REGISTER 1 is set to "1".
- O FDC is in the state that it is waiting command from the host.

The output terminal [STNBY] is activated when FDC is in the standby state, and X'tal oscillation stops. Standby state allows the drive output signals WDT1, WE, HS, STP, DR, HL, LWDEN, MEN0~1, DS0~1 and MDSL0~1 to be inactive.

LSI will take off from the standby state when one of following conditions is detected.

- O SBM bit is set to "0".
- O -FRST bit is set to "0".
- C FDC receives a command.

5.1.3 CONTROL REGISTER 0

5 bit register for write only

BIT	SYMBOL	NAME	MEANING		
D7	<u> </u>	RESERVED			
D6		RESERVED			
D5	MEN1	MOTOR ENABLE 1	Radial motor on signal for #1 Drive		
D4	MEN0	MOTOR ENABLE 0	Radial motor on signal for #0 Drive		
D3	ENID	ENABLE INT & DMA REQUEST	INTRQ and DRQ2 are enabled when this bit is "High level".		
D2	-FRST	NOT · FDC · RESET	0 on this bit will reset the internal FDC block. For normal operation, this bit should be set to 1.		
D1		RESERVED	Drive Select bit : 0 on this bit indicates		
D0	DSA	DRIVE SELECT A	that drive A is selected, 1 indicates that drive B is selected.		

If RESET signal get to "High", all bits are cleared.

5.1.4 CONTROL REGISTER 1

4 bit register for write only

BIT	SYMBOL	NAME	MEANING		
D7	ENABLE 6		When 1 is applied to this bit during byte		
D6	C6	CONTROL 6	write operation of this register, the value of		
D5	ENABLE 4		C6 becomes to D6. When 0 is applied to this bit during byte write operation of this		
D4	C4	CONTROL 4	register, the value of C6 is to be copy of D6.		
D3	ENABLE 2		When 1 is applied to this bit, FDC enables to		
D2	SBM	STANDBY MODE	transfer into standby mode.		
D1	ENABLE 1		FDC terminal count control bit. This bit will		
D0	FDCTC	FDC TERMINAL COUNT	be used to terminate data transfer in Non- DMA		

D7, D5, D3 and D1 are the write enable bit for the each lower bit. For example, when 03H is written to the register, only D0 can be set to 1.

5.1.5 CONTROL REGISTER 2

3 bit register for write and read

ВІТ	SYMBOL	1/0	NAME	MEANING
D7	DCHG	0	DISK CHANGE	Use RD7 wired with D7. Refer to FIG. 5.1.5.
D6~D2			RESERVED	
D1	XRATE1		TRANSFER RATE 1	Defends TARIFO 2
D0	XRATE0		TRANSFER RATE 0	Refer to TABLE 3.2






FIG.5.1.5 BUS CONNECTION METHOD

5.1.6 RELATION OF ENID, INT, INTRQ, DRQ, DRQ2



62.5ns (1Mbps) 125ns (500Kbps) 250ns (250Kbps) tc

5.1.7 RELATION OF ENID, -DACK2, DMATC, FDCTD



5.1.8 WRITE COMPENSATION CIRCUIT

-SHEN	XRATE1	XRATE0	SHB	SHA	SHIFT	TRANSFER RATE
Н	×	×	×	×	0 ns	×
L	L	L	L.	L	62.5 ns	
L	L	L	L	Н	125.0 ns	E00 Khma
L	L	L	Н	Ļ	187.5 ns	500 Kbps
L	L	L	Н	Н	250.0 ns	
L	L	Н	×	×	_	_
L	Н	L	L	L	125.0 ns	
L.	Н	L	L	Н	250.0 ns	250 Vbm
L	Н	L	Н	L	375.0 ns	250 Kbps
L	Н	L	Н	Н	500.0 ns	
l.	Н	Н	L	L	62.5 ns	-
l.	Н	Н	L	Н	125.0 ns	1 506
l.	L H		Н	L	187.5 ns	1 Mbps
L	Н	Н	Н	Н	250.0 ns	

5.1.9 FLOPPY DISK DRVE MODE CHANGE

TABLE 5.1.9 FLOPPY DISK DRIVE MODE CHANGE

TABLE 5:13 TEOT 7 DISK DRIVE WODE CHARGE									
XRATE1	XRATE0	MDSL0	MDSL1	LWDEN					
0	0	Н	L	Н					
0	1	Н	Н	L,					
1	0	L	L	L					
1	1	L	Н	(L)					

LA input = "High"

5.1.10 GATE OUTPUT FOR BUS TRANSCEIVER

-DACK2	AEN	-CS1	CS2	A2	A1	Α0	-IOR	-IOW	-TGATE
Н	Н	×	×	×	×	×	×	×	Н
Н	×	Н	×	×	×	×	×	×	Н
н	×	×	L	×	×	×	×	×	Н
×	×	×	×	×	×	×	L,	L	INHIBIT
н	L	L.	н	L	L	L.	×	×	Н
н	L	L	н	L_	L	Н	×	×	Н
н	L	L	н	L	Н	L	L	н	Н
н	L	L	н	L	н	L	н	L	L
н	L	L	н	l.	н	L	Н	Н	Н
н	L	L	н	L	н	н	×	×	H
н	L	L	н	Н	L	L	Ļ	н	L
н	L	Ł	Н	н	L	L	Н	L	L
н	L	L	н	Н	L	L	Н	Н	Н
Н	L	L	н	н	L	Н	L	Н	L
н	L	L	н	н	L	Н	н	L	
н	L	L	н	н	L	Н	Н	н	H
н	L	L	н	Н	Н	L	×	×	Н
н	L	L	н	н	Н	н	L	Н	н
н	Ļ	L	н	н	н	н	H	L	L
н	L	L	н	н	н	Н	Н	Н.	н
Ļ	×	×	×	×	×	×	×	×	L

5.1.11 DRIVE SELECT OUTPUT

CDS = High, LA = High

TABLE 5.1.11a

BIT 0 of the CONTROL REGISTER 0	US1 of FDC BLOCK	USO of FDC BLOCK	DS1	D\$0
1	×	×	Low	High
0	×	×	High	Low

x : Don't Care


CDS = Low, LA = High

TABLE 5.1.11b

BIT 0 of the CONTROL REGISTER 0	US1 of FDC BLOCK	USO of FDC BLOCK	DS1	DS0
×	0	0	High	High
×	0	1	High	Low
×	1	0	Low	High
×	1	1	Low	Low

x : Don't Care

5.2.1 DIAGRAM OF FDC



b

5.2.2 FDC'S REGISTER AND CPU INTERFACE

FDC has two 8-bit registers accessible by the main system processor. One is a Main Status Register, and the other is a Data Register. The Main Status Register indicates the status information of the FDC and is always accessible.

The Data Register is used for data transfer between the FDC and the main processor. Command bytes are written into the Data Register in order to program the FDC, and also Status bytes are read out of the Data Register in order to obtain the result after execution of the commands.

Main Status Register may be read and is used to facilitate the data transfer between the processor and the FDC. The relationship between Main Status Register and [-IOR], [-IOW] and [A0] signals is shown below.

[-CS1]	[A0]	[-IOR]	[-IOW]	FUNCTION
Н	Х	Х	Х	Non Select
L	L	L	L	Illegal
L	L	L	Н	Read Main Status Register
L	L	Н	L	Write into CONTROL REGISTER 1
L	Н	L	L	Illegal
L	Н	L	Н	Read from Data Register
L	Н	Н	L	Write into Data Register

Each bit in the Main Status Register are defined as TABLE 5.2.2. The RQM and DIO bits in the Main Status Register indicate whether Data Register is ready or not and in which direction data will be transferred on Data Bus.




FIG.5.2.2 MAIN STATUS REGISTER TIMING

(DIO = "Low" and RQM = "High") (RQM = "Low") Α

The processor may write the data in Data Register. Data Register is not ready.

(DIO = "High" and RQM = "High")

In data register, data byte which will be read out by

processor is already prepared.

TABLE 5.2.2 MAIN STATUS REGISTER

BIT	SYMBOL	NAME	MEANING
D7	RQM	REQUEST for MASTER	Indicates that Data Register is ready to send the data to or to receive the data from the processor.
D6	DIO	DATA INPUT/ OUTPUT	Indicates the direction of data transfer between Data Register and the processor. When DIO is a "High", transfer is from Data Register to the processor. When DIO is a "Low", transfer from the processor to Data Register.
D5	NDM	Non-DMA mode	Indicates that the FDC is Non-DMA mode. It is set only during Execution-Phase in Non-DMA mode.
D4	СВ	FDC BUSY	Indicates that FDC is in Execution-Phase of a read/write command, in Command-Phase, or in Result-Phase.
D3	D3B	FDD 3 BUSY	FDD number 3 is in the Seek mode.
D2	D2B	FDD 2 BUSY	FDD number 2 is in the Seek mode.
D1	D1B	FDD 1 BUSY	FDD number 1 is in the Seek mode.
D0	D0B	FDD 0 BUSY	FDD number 0 is in the Seek mode.

FDC supports thirteen different commands. Each of commands is initiated by a multi-byte transfer from the processor, and the result after executing of the command is a multi-byte transfer to the processor. Because the multi-byte information is interchanged between the FDC and the Processor, it is regarded that each command consists of following three phases.

Commands-Phase : The FDC receives the necessary information to perform a particular operation

from the processor.

Execution-Phase : The FDC performs the specified operation.

: After the operation Result Status information or other information is sent to the Result-Phase

processor.

In the Command-Phase or the Result-Phase, the processor must read out the Main Status Register before each byte of information is written into or read out from the Data Register.

When each byte of the command and the parameter is written into the FDC, bit D7 and D6 in the Main Status Register must be in high level and low level, respectively.

Because most of the Commands need multiple bytes, the Main Status Register must be read out before each byte is transferred to the FDC. In the Result-phase, the bit D7 and D6 in Main Status Register must be both in high levels before each byte is read out from the Data Register.

The reading out of the Main Status Register before each byte transfer to the FDC is necessary only in the Command-Phase and the Result-Phase, but it is not always necessary in the Execution-Phase.

When the FDC is in Non-DMA mode, the receipt of each data byte (if the FDD is now reading out data from the FDD) is indicated by the Interrupt signal [INTRQ].

The generation of the Read signal ([-IOR]=0) will not only output the data on the data bus but also reset the [INTRQ] signal. If the processor can not deal with interrupts fast enough (within 7.0µs for Perpendicular FDD mode), then it examines the Main Status Register, and then bit 7 (RQM) functions just like the Interrupt signal. Similarly in the Write command, Write signal resets the Interrupt signal.

If the FDC is in the DMA mode, then the Interrupt signal is not generated during the Execution-Phase. When the each data byte is available, the FDC generates [DRQ2] (DMA request) signal. Then the DMA controller generates both DMA Acknowledge signal and Read signal ([-DACK2]=0 and [-IOR]=0).

In a Read command, when the DMA acknowledge signal becomes low level, the FDC automatically resets the [DRQ2]. In a Write command, [-IOW] is substituted for [-IOR]. If the Execution-Phase is terminated (Terminal Count has been inputted), the Interrupt request is generated. This means the beginning of the Result-Phase. When the first data byte is read during the Result-Phase, Interrupt signal is automatically reset. During the Result-Phase, all data bytes shown in the COMMAND TABLE must be read.

For example, the READ DATA COMMAND has seven data bytes in the Result-Phase. All seven data bytes must be read out in order to complete the READ DATA COMMAND. This FDC will not accept the next command until all these seven data bytes are read out. In the same way, all the data bytes of the other commands must be read out during the Result-Phase. The FDC has five Status Registers. The Main Status Register mentioned above can always be read out by the processor. The other four Result Status Register (ST0, ST1, ST2, ST3) is available only in the Result-Phase, and read out only after the termination of the command.

The specified command determines how many the Result Status Registers will be read. The COMMAND TABLE shows the data bytes that are sent to the FDC in the Command-Phase and read out from the FDC in the Result-Phase. That is, the command code must be sent first, and the other bytes must be sent in order. So the Command-Phase and the Result-Phase can not be shorten. When the last data byte in the Command-Phase is sent to the FDC, the Execution-Phase automatically starts. Similarly, when the last byte in the Result-Phase is read out, the command is automatically terminated, and then the FDC is ready for a new command.

TOSHIBA (UC/UP) 64E D 9097249 0026817 264 1053

5.2.3 FUNCTION OF POLING IN FDC

After the SPECIFY COMMAND has been sent to the FDC, the drive select signals, the DS1 and DS0, are automatically in the polling mode. Between the commands (and between the step pulses in the seek mode), the FDC checks the four FDDs looking for a change of the ready signals from drive units.

If the Ready Signal is changed, then the FDC generates the Interrupt Signal. After the processor has issued the SENSE INTERRUPT STATUS COMMAND, the Result Status Register 0 (ST0) is read out, and the Not Ready bit (NR) in ST0 shows the present status. Because of the polling of Ready Signal between the commands, the processor can notice which drives are on line or which drives are off line.

5.2.4 TRACK FORMAT


(1) IBM FORMAT

INDEX								_,								
			Gap4	a	SYNC	1,4	MA	(GAP1						Gap4	b
	FN	,	'FF'		' 00'	,	FC'		'FF'	Sector1	Secto	r2 Sec	tor. S	Sector n	'FF'	
			X40		X6	;	K 1		X26							
	MF	M	'4E'		ʻ00ʻ	'C2'	'FC		'4E'	Sector1	Secto	or2 Sec	tor	Sector n	'4E	,
	1411	141	X80		X12	хз	X1		X50							
ĺ					· ·					ber of Se	ctor			· · · · · · · · · · · · · · · · · · ·	`~~~	· · · · · · · · · · · · · · · · · · ·
		SYNC	ID/		С	н	R	N	CRC		SYNC		DDAM)	DATA *1	CRC	Gap3
I B	FM	,00,	'F X		X1	х1	X1	Х1	X2	'FF'	'00'		B' (8') (1		X2	'FF'
N	MFM	,00,	'A1'	'A1'						'4E'	'00'	'A1'	'FB'			'4E
		X12	ХЗ	Х3	X1	Х1	X1	Х1	X2	X22	X12	хз	('F8') X1		X2	
Pre-	MFM	'00'	'A1'	'A1'						'4E'	'00'	'A1'	'FB' ('F8')			'4E
Erase		X12	Х3	Х3	X1	X1	X1	Х1	X2	X41	X12	ХЗ	X1		X2	

(*1) Programmable

Missing Clock of Addre	ss Mark
------------------------	---------

	F:		MEM			
AM	DATA	CLOCK	DATA	CLOCK		
IAM	FC	D7	C2	14		
IDAM	FE	C7	A1	0A		
DAM	F8	C 7	A1	0A		
DDAM	F8	C7	A1	0A		



*: Include Missing Clock Bits.

Data	Clock
C2	14
A1	0A

FIG 5.2.4 WIDE ERASE FORMAT

5.2.5 MFM RULES (USE IN IBM DISKETTE 2D)

The data bit is written where the each bit will correspond to the center of the bit sell with "1". The clock bit is written at the head of the bit cell with "0" whose previous bit cell has "0".

BIT · SELL	1	1	0	0	1	0	0	0	1	0	0	0	
MFM 	D 	D		c 	D		c (c 	D 		c 	c 	
D: Data · Bit C : Clock · Bit													

FIG.5.2.5 MFM RULES

5.2.6 COMMAND TABLE

(X: Don't care)

READ DATA COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		MT	MFM	SK	0	0	1	1	0	Command code
		×	X	×	×	×	HS	DS1	DS0	
						<u>c</u>				*
						Н			-	*
C	W					R] *
					İ	V] *
İ					E	TC				* ID information of
					G	PL				starting sector of
					D	TL				command execution
E										Data transfer
					S	ГО				
					S ⁻	Γ1				
					S	Γ2				
R	R					C				* * ID information of
					}	4				* end sector of
1						₹				* command
						١				* execution

WRITE DATA COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		MT	MFM	0	0	0	1	0	1	Command code
		×	×	×	×	×	HS	DS1	DS0	
	ļ					<u>c</u>				*
					1	Η				*
C	W					R				*
					1	V] *
	1				E	OT TC				* ID information of
					G	PL				starting sector of
					- D	TL				command execution
E										Data transfer
					S [.]	ТО				
					S [.]	Γ1_]
					S	Γ2]
R	R					<u> </u>				* * ID information of
					1	1				* end sector of
						₹				* command
					11	٧				* execution

WRITE DELETED DATA COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		MT	MFM	0	0	1	0	0	1	Command code
		×	×	×	×	×	HS	DS1	DS0	
					- 1	<u> </u>				*
						4				*
С	W					R				_ *
						N				*
					E	TC				* ID information of
1					G	PL				starting sector of
					D	TL				command execution
E										Data transfer
					S	TO				
					S	Τ1				
					S	T2				
R	R					С				* * ID information of
						Н				* end sector of
						R				* command
<u></u>						N				* execution

READ DELETED DATA COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		MT	MFM	SK	0	1	1	0	0	Command code
l		х	×	×	×	×	HS	DS1	DS0]
						C				*
						H				*
C	W					R				*
						N				*
					E	ОТ				* ID information of
					G	PL				starting sector of
					D	TL				command execution
E										Data transfer
					S	T0				
					S	T1				
					S	T2				
R	R					c				* * ID information of
						Н				* end sector of
						R				* command
						N				* execution

6

TOSHIBA (UC/UP) 64E D ■ 9097249 0026823 568 ■ TOS3

READ DIAGNOSTIC COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		0	MFM	0	0	0	0	1	0	Command code
		×	×	×	×	×	HS	DS1	DS0	
						<u>c</u>				*
					1	H.				*
C	W					R				R = No meaning
					1	N				*
					EG	TC				* ID information of
					G	PL				starting sector of
					D	TL				command execution
E						-				Data transfer
					S	T0			,	
					S.	T1				
					S	Τ2				
R	R				(<u>C</u>				* * ID information of
						Н				* end sector of
					1	R				* command
						N			, and the second	* execution

READ ID COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
l c	w	0	MFM	0	0	1	0	1	0	Command code
	VV	×	X	×	×	×	HS	DS1	DS0	
E										
					S.	ГΟ				
					S.	<u>r</u> 1				
					S	Τ2			-	
R	R					C				* * ID information
					İ	1				* which read out
						R	, and the second			* during execution-
					- 1	V				* phase

FORMAT COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
	l w	0	MFM	0	0	1	1	0	1	Command code
С	**	x	×	×	×	×	HS	DS1	DS0]
						N				
]				S	C				}
					G	PL				
						D				
E										Data transfer
					S	TO				
					S	T1				
					S	T2				
R	R					C				*
						Н] *
						R		* *= No meaning		
						N	7			

SEEK COMMAND

	PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
1		107	0	0	0	0	1	1	1	1	Command code
1	Ç	W	×	×	×	×	×	×	DS1	DS0]
L						. N	CN				
	E										Seek

RECALIBRATE COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
С	W	0	0	0	0	0	1	_ 1	1	Command code
		×	×	×	×	×	X	DS1	DS0	
E										RECALIBRATE

6

SENSE INTERRUPT COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
С	8	0	0	0	0	1	0	0	0	Command code
R	R				S.	T0				
'`	٠,			-	P	CN				

SPECIFY COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
		0	0	0	0	0	0	1	1	
c	w		SR	T		×	×	×	×	Command code
L		×	×	×	×	×	×	×	ND	

SENSE DEVICE STATUS COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
	w	0	0	0	0	0	1	0	0	Command code
		×	×	×	×	×	HS	DS1	DS0	
R	R	ST3								

CONFIG COMMAND

PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
٠	W	0	0	0	1	0	0	1	0	Command code
	**	×	×	×	×	×	×	WG	FMT	

INVALID COMMAND

	PHASE	R/W	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
-	C	W		TI		ner co					
ſ	R	R				S	ST0 = 80H				

SYMBOL	NAME	DESCRIPTION	
С	Cylinder Number	Indicates the cylinder number.	
D	Data	Indicates the data pattern which is going to be written into data field.	
D7-D0	Data Bus	8 bit data bus , D7 is MSB and D0 is LSB.	
DS1,0	Drive Select	Indicates the drive number (0, 1, 2, 3).	
DTL	DATA Length	IF N = 00, indicates the data length per sector which is going to be processed.	
EOT	End of Track	Indicates the last Sector of a cylinder.	
FMT	Format	Indicates whether IBM format or pre-erase format is used.	
GPL	Gap Length	Indicates the length of Gap 3 (see 5.2.4 Track Format).	
Н	Head Address	Indicates the logical head address.	
HS	Head Select	Indicates the physical head address.	
MFM	MFM mode	If "Low", FM mode is selected. If "High", MFM mode is selected.	
MT	Multi Track	If "High", multi track operation is to be performed.	
N	Number	N is the code which indicates the number of data bytes written in a sector.	
NCN	New Cylinder Number	Indicates the new cylinder number to be reached as a result of the seek operation.	
ND	Non-DMA	Indicates the Non-DMA mode. Defined by the Specify Command.	
PCN	Present Cylinder Number	Indicates the cylinder number when the Sense Interrupt Status Command has completed.	
R	Record	Indicates the sector number.	
R/W	Read/ Write	Indicates whether Read or Write.	
SC	Sector	Indicates the number of sector per cylinder.	
SK	Skip	Indicates the skip of the sector which has DDAM or DAM.	

TOSHIBA (UC/UP)

FLOPPY DISK CONTROLLER

TABLE 5.2 SYMBOLS in the COMMAND TABLE (2/2)

SYMBOL	NAME	DESCRIPTION	
SRT	Step Rate Time	Indicates the step rate of FDD which is defined by Specify Command.	
STP	Step	In scan operation, when STP is set to "1", sector's are processed continuously. When STP is set to "2", sector's are processed one by one.	
PFD	Per- pendicular (Vertical) FDD	The drive which has wide pre-erase head system.	
MFD	Conven- tional FDD	The drive which has tunnel-erase or straddle-erase hard syste	
WG	Write Gate Timing	Indicates the timing of Write Gate during write operation.	

5.2.7 COMMAND DESCRIPTION

During the Command-Phase, the CPU must examine the Main Status Register before the writing of the each data byte into the Data Register. The DIO and RQM in the Main Status Register must be in a low level and a high level, respectively, before each byte is written into the FDC.

READ DATA COMMAND

The FDC needs nine data bytes in order to execute the read data command. After the read data command has been issued, the FDC begins to search ID address marks and read ID fields. If ID information stored in the ID register agrees with ID information in ID field read from the diskette, then the FDC outputs data from the data field byte-by-byte to the main system via the data bus,

After the read operation of the current sector has been completed, the sector number (R) is incremented by one, the FDC reads the data from the next sector, and outputs the data on the data bus.

This continuous read function is called a "Multi-Sector Read Operation". The read data command may be terminated by receiving a terminal count (TC) signal. If the FDC receives a TC signal, the FDC stops outputting data to processor, but continues to read data from the current sector, and checks the CRC (Cyclic Redundancy Code) bytes, and then terminates the read data command at the end of the sector.

The amount of data which can be handled with a single command to the FDC depends on MT (Multi-Track), MFM (MFM/FM), and N (Number of bytes/sector). The transfer capacity is shown in TABLE 5.2.7a below.

TABLE 5.2.7a

	TABLE 5.27 d					
мт		N	MAXIMUM TRANSFER CAPACITY		51111 S5670 D	
IVII	MFM		BYTES/ SECTOR	NUMBER OF SECTOR	FINAL SECTOR	
0	0	00	128	26	Side 0 Sector 26 or	
•	1	01	256	26	Side 1 Sector 26	
1	0	00	128	52	Cide 4 Contract	
-	1	01	256		Side 1 Sector 26	
0	0	01	256	45	Side 0 Sector 15 or	
٠	1	02	512	15	Side 1 Sector 15	
1	0	01	256	30	Cide 4 Contant	
<u> </u>	1	02	512	30	Side 1 Sector 15	
0	0	02	512	8	Side 0 Sector 8 or	
l	1	03	1024		Side 1 Sector 8	
1	0	02	512	16	Cide 1 Contain 0	
<u> </u>	11	03	1024	16	Side 1 Sector 8	



The FDC can read out the data from both sides of the diskette by the Multi-Track function. Data transfer will be performed from the Sector 1 of Side 0 to the last Sector of Side 1 for a particular cylinder at a time. But this function is effective to only one cylinder of the diskette.

After the reading out of the last sector, the FDC must receive the terminal count. If the FDC does not receive the terminal count signal, then the FDC sets the EN (end of cylinder) flag of ST1 to a high level and terminates the read data command (bits 7 and 6 of ST0 is also set to a low level and a high level respectively: abnormal termination).

When N=0, DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a sector, the data beyond DTL in the sector is not sent to the data bus, but the FDC reads the whole sector internally, and then checks CRC bytes. When $N\neq 0$ DTL has no meaning.

If the FDC can not find out the right sector until the FDC detects the index hole twice, and the FDC sets the ND (No Data) flag in ST1 to a high level, and the read data command will be abnormal terminated (bit 7 and bit 6 in ST0 set to a low level and a high level respectively).

After the reading of the ID field and the data field of the each sector, the FDC checks the CRC bytes. If a read error (incorrect CRC bytes in the ID field) is detected, the FDC sets the DE (Data Error) flag of ST1 to a high level, and if data error in the data field is detected, the DD (Data Error in Data Field) flag in ST2 is set to a high level, and then the read data command is abnormal terminated.

If the FDC read a deleted data address mark in the diskette, and SK bit (D5 bit in the command code) is not set, then the FDC sets CM (Control Mark) flag to a high level after reading out all the data in the sector, and terminates the read data command. When SK=1, the FDC skips the sector that has DDAM, and read out the next sector.

During the data transfer between the FDC and the processor, the FDC must receive the service from the processor within 7.9µs at the mode of Perpendicular Magnetized FDD, within 13µs in MFM mode and 27µs in FM mode at the mode of Standard FDD. If the FDC does not receive this service in time, the FDC sets OR (Over Run) flag to a high level, and terminates the read data command (abnormal termination).

If a read (or write) operation is terminated by inputting the terminal count signal, the information of Result-Phase is defined by MT bit and EOT byte. TABLE 5.2.7b shows the value for C, H, R and N when the command is normally terminated.

5.2.7b ID INFORMATION AT NORMAL TERMINATION

NAT	MT EOT FINAL TRANSFERRED SECTOR		ID IN	FORMATION	IN RESULT-PI	IASE
1011	E01	FINAL TRANSFERRED SECTOR	C	Н	R	N
	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R+1	NC
0	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	C+1	NC	R = 01	NC
	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R + 1	NC
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	NC	R = 01	NC
	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R+1	NC
1	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	NC	LSB	R = 01	NC
'	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R+1	NC
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	LSB	R = 01	NC

NOTE

: NC (No Change)

NC (No Change) : The same value as the one at the beginning of command execution.
LSB (Least Significant Bit) : The least significant bit of H is complemented.



WRITE DATA COMMAND

The FDC needs nine data bytes in order to execute the write data command. If the write data command has been issued, the FDC begins to read the ID field. If the sector number stored in ID register (IDR) matched with the sector number read from the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs to the FDD.

After the writing the data into the current sector, the FDC increments the sector number stored in R by one, and then the FDC writes the next data field. The FDC continues this Multi-Sector write operation until the terminal count signal is issued. Even if the FDC has received the terminal count signal, the FDC continues writing for the sector, and the data field will be completed. If the FDC receives the terminal count signal while the FDC is writing data in data field, then the remained data field will be filled with 00.

The FDC reads out the each sector of ID field, and checks the CRC bytes. If the FDC finds out the Read Error in ID field (incorrect CRC bytes), the FDC sets DE (Data Error) of ST1 to a high level, and terminates the write data command (abnormal termination).

The rules of the write commands are much similar to the rules of the read data command. The following items are same, see the previous section READ DATA COMMAND.

	Transfer Capacity
_	EN flag

☐ ID information at the normal termination

 \square Meaning of DTL when N=0 and when $N\neq 0$

During the execution of the write data command, the data transfer between the processor and the FDC must be performed within 7.0µs at the mode of Perpendicular Magnetized FDD, within 14µs in MFM mode and 29µs in FM mode at the mode of Standard FDD. If it is not performed, the FDC sets OR flag of ST1 to a high level, and terminates the command (abnormal termination).

WRITE DELETED DATA COMMAND

This command is the same command as the write data command except that the FDC writes the DDAM (Deleted Data Address Mark) at the beginning of the data field instead of the normal DAM (Data Address Mark).

READ DELETED DATA COMMAND

This command is the same as the read data command except that the FDC reads the sectors with DDAM instead of those with DAM at the beginning of a data field. If the FDC detects DAM and SK = 0, then the FDC will read the whole sector and set CM flag in ST2 to a high level and terminate the command (normal termination). If the FDC finds out DAM and SK=1 then the FDC will skip the sector with DAM and read the next sector.

READ DIAGNOSTIC COMMAND

This command is the same as the read data command except that the FDC reads all the data continuously from each sector of a track. Just after the FDC receives the index signal, the FDC begins to read out all the data field on the track as a continuous block. Even if the FDC finds out the CRC error in ID or data field, the FDC continues to read data from the track. The FDC compares the ID information read out from each sector with the value stored in IDR, and if there is no comparison, the FDC sets ND flag to a high level. This command has neither the Multi-Track function nor the skip function.

This command will be terminated when EOT number of sectors have been read out. When ID address mark on the diskette is not found out until the FDC finds out the index hall twice, MA (Missing Address Mark) in ST1 is set to a high level, and the command is terminated (abnormal termination).

READ ID COMMAND

This command is used to inform the processor of the current head point. The FDC stores the first ID information to be read out. If the right ID address mark is not found on the diskette until the FDC finds out the index hall twice, the FDC sets MA flag in ST1 to high level, and if there is no ID field without CRC error, ND flag in ST1 is set to a high level, and the command is terminated (abnormal termination).

FORMAT COMMAND

The format command allows an entire track to be formatted. After the index hall is detected, the FDC writes data on the diskette. Gaps, address marks, ID fields and data fields on IBM system 34 (double density) or IBM system 3740 (single density) or pre-erase format are recorded. The particular format is controlled by the values programmed in N, SC, GPL and D during the command-phase. The data byte stored in D is written into the processor. That is, the FDC requests four data bytes per sector for C, H, R and N. This function allows the diskette to be formatted with non-sequential sector numbers,

After the each sector is formatted, the processor must send the new values of C, H, R and N to the FDC for the next sector on the track. After a sector is formatted, the contents of the R-register is incremented by one. Thus, when the R register is read out during the result-phase, it contains a value of R+1. This incrementing and formatting continues for the track until the FDC detects the index hall for the second time. When the FDC finds the index hall twice, the command is terminated.

If the ready signal changes to a low level at the beginning of the command execution, then the command is terminated. TABLE 5.2.7c shows the relationship of N, SC and GPL for various sector sizes.

6

TABLE 5.3.7c RELATIONSHIP of SECTOR SIZES

FORMAT	SECTOR SIZE BYTE / SECTOR	N (16)	N (16)	N (16)	REMARKS
	128	00	1A	1B	IBM Diskette 1
	256	01	0F	2A	IBM Diskette 2
IBM	512	02	08	3A	
Format FM mode	1024	03	04	_	
	2048	04	02	_	
	4096	05	01	-	
	256	01	1A	36	IBM Diskette 2D
івм 🛚	512	02	0F	54	
Format	1024	03	08	74	IBM Diskette 2D
MFM	2048	04	04	_	
mode	4096	05	02	-	
	8192	06	01	-	
D	256	01	3D	3E	
Pre-erese Format	512	02	24	53	Vertical FDD MFM mode
Tomat	1024	03	14	71	

^{*}Note: GPL defines the length of GAP placed just after each sector.

SEEK COMMAND

This command is used to move the read/write head from cylinder to cylinder. The FDC compares the PCN which is current head position with the NCN. If there is a difference, the FDC performs the following operation.

PCN < NCN : Direction signal to the FDD is set to a high level (LA=low), and the step pulses are issued (Step in).

PCN > NCN: Direction signal to the FDD is set to a low level (LA=low), and the step pulses are issued (Step out).

The rate of outputting the step pulses is controlled by the SRT (step rate pulse) in the specify command. The FDC compares NCN with PCN at outputting the step pulses, and if NCN=PCN, then SE (seek end) flag in ST0 is set to a low level, and the command is terminated. The FDC is in FDC busy state during the command-phase of this command, but the FDC is in non-busy state, the FDC accepts another seek command. This function allows the FDC to do the parallel seek operation for up to 4 FDDs at a time.

If the FDD is in the not ready state at the beginning of the execution-phase of this command or during the seek operation, the NR (not ready) flag in ST0 is set to a high level and the command is terminated.

RECALIBRATE COMMAND

The read/write head within the FDD is moved to the track 0 position under control of the recalibrate command. The FDC clears the contents of PCN register, and checks the track 0 signal. If the track 0 signal is in a low level, the FDC sets the direction signal to a low level, and issues the step pulses.

When the track 0 signal changes to a high level, the FDC sets SE (seek end) flag to a high level, and terminates the command. If the track 0 signal is still low after the FDC has issued the 255 step pulses, SE flag and EC flag in ST0 are set to both high levels, and the command is terminated. The recalibrate command is the same as the seek command about the function to overlap the operation to multiple FDDs and about the loss of the ready signal.

SENSE INTERRUPT STATUS COMMAND

The FDC generates the interrupt signal by the following reasons.

- (1) The beginning of result-phase in the following commands:
 - a. Read Data Command
 - b. Read Diagnostic Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - g. Write Deleted Data Command
- (2) The change of ready line of FDD.
- (3) At the end of the Seek or Recalibrate Command
- (4) During the execution-phase in the non-DMA mode.

Interrupts caused by reason 1 and 4 occur during the normal command operation, and the processor can notice the interrupts easily. But the interrupts caused by the reason 2 and 3 may be identified with the request of issuing the sense interrupt status command. When this command is issued, interrupt signal is reset, and bit 5, bit 6 and bit 7 in STO indicate the reason of the interrupt.



TABLE 5.2.7d SEEK AND INTERRUPT CODE

INTERRU	INTERRUPT CODE		
BIT 7	BIT 6	BIT 5	MEANING
1	1	0	Changing of the state of the Ready Line
0	0	1	Normal termination of the Seek and Recalibrate Command
0	1	1	Abnormal termination of the Seek and Recalibrate Command

Neither the seek nor the recalibrate command has a result-phase. Therefore, it is necessary to use the sense interrupt command after these commands in order to terminate them effectively and confirm the head position (PCN).

SPECIFY COMMAND

This specify command initializes the values of internal timer. The SRT defines the time interval between step pulses. This timer is programmable from 1 to 16ms in increments of 1ms (F=1ms, E = 2ms,...,0 = 16ms).

The interval times mentioned above are a direct function of the clock. The times indicated above are for a 8MHz clock. If the clock frequency is 4MHz (mini floppy), all the times are twice as long as the times indicated above. If the clock frequency is 16MHz (Perpendicular Magnetized Floppy), all the times are half as long as the times indicated above. The ND bit is a flag to select the DMA operation or non-DMA operation. If ND is in a high level then non-DMA mode is selected, and if ND is in a low level then DMA mode is selected.

SENSE DEVICE STATUS COMMAND

The processor may use this command whenever it wishes to know the status of the FDDs. The drive status information is contained in ST3.

CONFIGURATION COMMAND

This command is used to select the data format and write gate timing. The FMT bit indicated the data format. When this bit is "1" pre-erase format is selected, and standard IBM format is selected when this bit is "0".

The WG bit indicates the write gate timing. When this bit is "1" the timing for pre-erase head is selected. In this case write gate is activated after 3 byte following ID area. When this bit is "0" conventional timing is selected. In this case write gate is activated from SYNC area. Default value of these bits are "0" (Conventional FDD).

TABLE 5.2.7e FMT/WG VALUE vs. DRIVE/MEDIA COMBINATIONS

DRIVE	MEDIA	FMT	WG
Perpendicular Magnetized FDD	Perpendicular Magnetized FDD	1	1
	Conventional FDD	0	1
Conventional FDD	Conventional FDD	0	0

INVALID COMMAND

If an invalid command (a command not defined above) is send to the FDC, the FDC terminates the command. The FDC does not generate the interrupt signal during the Result-Phase. Bit 6 and bit 7 in the main status register set to both high levels indicates to the processor that the FDC is in the Result-Phase and that the contents of ST0 must be read out. ST0 is set to a 80H showing that an invalid command was received.

The sense interrupt status command must be sent after and interrupt of the seek command or recalibrate command has occurred, otherwise the FDC regards this command as invalid. The users may use this command as a non-Op command to place the FDC in a stand-by or non-operation state.




FIG.5.2a READ DATA, READ DELETED DATA, READ DIAGNOSTIC, READ ID

D52 ■ T0S3

TC8569AF-48 110989 870




FIG 5.3b WRITE DATA, WRITE DELETED DATA, WRITE ID

6




FIG 5.3c SENSE DEVICE STATUS




FIG 5.3d SPECIFY




FIG 5.3e SEEK, RECALIBRATE & FIG 5.3f SENSE INTERRUPT STATUS




FIG 5.3g INVALID ID





FIG 5.3h READ DATA, READ DELETED DATA, READ DIAGNOSTIC READ ID

TC8569AF-52 110989 874



TC8569AF-53 110989 875






FIG 5.3 WRITE DATA, WRITE DELETED DATA (MFD)

TC8569AF-54 110989 876





- #n means the drive number which is assigned by USO, 1 (Drive number is 0 to 3, so that, n = 3 then n + 1 means 0) The READY check is done to the drive which assigned by USO, 1

FIG 5.31 SEEK, RECALIBRATE




FIG 5.3m SENSE DEVICE STATUS

5.2.8 RESULT STATUS REGISTER

RESULT STATUS REGISTER 0 (ST0)

BIT	SYMBOL	NAME	DESCRIPTION
			D7 = 0 and D6 = 0 Normal termination of command (NT), command was completed and properly executed.
D7	IC	Interrupt code	D7 = 0 and D6 = 1 Abnormal termination of command (AT). Command execution was started, but was not successfully completed.
D6		errupt code	D7 = 1 and D6 = 0 Command was invalid command (IC). The command which has been issued was not started.
			D7 = 1 and D6 = 1 Abnormal termination because of the changing of the ready line from the FDD during the execution of command.
D5	SE	Seek End	This flag is set to a "1", when the seek command was completed.
D4	EC	Equipment Check	When the track 0 signal was not set to a "1" after 255 step pulses during the recalibrate command, this flag is set to a "1".
D3	NR	Not Ready	When the FDD is in the not-ready state and a read/write command is issued, this flag is set. For example, when a read/write command is issued for side 1 of a signal sided drive, this flag is set.
D2	HD	Head Select	This flag indicates the state of the head at interrupt.
D1 D0	DS1 DS0	Drive Select 0,1	These flags indicate the drive number at interrupt.

TOSHIBA (UC/UP)

FLOPPY DISK CONTROLLER

RESULT STATUS REGISTER 1 (ST1)

BIT	SYMBOL	NAME	DESCRIPTION
D7	EN	End of Cylinder	This flag is set when the FDC tries to access a sector beyond the last sector of a cylinder.
D6	-		
D5	DE	Data Error	This flag is set when the FDC finds the CRC error either in the ID field or the data field.
D4	OR	Over Run	This flag is set when the FDC does not receive the service from the main system during data transfers within a certain time interval.
D3			
D2	ND	No Data	 □ This flag is set when the FDC can not find out the sector specified in the IDR during the execution of following commands. READ DATA READ DELETED DATA WRITE DATA WRITE DELETED DATA □ This flag is set when the FDC can not find the ID field without the CRC error during the execution of the READ ID COMMAND. □ This flag is set when the starting sector cannot be found during the executing the READ DIAGNOSTIC COMMAND.
D1	NW	Not Writable	This flag is set if the FDC detects the write protect signal from the FDD durig the executing following commands. WRITE DATA WRITE DELETED DATA FORMAT
D0	MA	Missing Address Mark	 □ This flag is set if IDAM cannot be found out until the FDC finds the index hall twice. □ This flag is set if the FDC cannot find the DAM or DDAM. The MD flag of ST2 is also set in this case.

RESULT STATUS REGISTER 2 (ST2)

BIT	SYMBOL	NAME	DESCRIPTION
D7	_		
D6	СМ	Control Mark	While executing the READ DATA, this flag is set when the FDC finds out the sector with the DDAM. During executing the READ DELETED DATA COMMAND, this flag is set when the FDC finds out the sector with the DAM.
D5	DD	Data Error in Data Field	This flag is set when the FDC detects a CRC error in data field.
D4	NC	No Cylinder	This flag is set when the contents of C on the medium is differrent from that stored in the IDR. This flag is related with the ND flag.
D3			This bit has no meaning.
D2			This bit has no meaning.
D1	ВС	Bad Cylinder	This flag is set if the content of C on the medium is FF and differs from that stored in IDR. This bit is related with the ND bit.
D0	MD	Missing Address Mark in Data Feld	This flag is set if the FDC cannot find out the DAM or DDAM while the data are read from the medium.

RESULT STATUS REGISTER 3 (ST3)

BIT	SYMBOL	NAME	DESCRIPTION
D7			This bit has no meaning.
D6	WP	Write Protect	This bit indicates the state of the write protect signal from the FDD.
D5	RDY	Ready	This bit indicates the state of the ready signal from the FDD.
D4	TK0	Track 0	This bit indicates the state of the track 0 signal from the FDD.
D3			This bit has no meaning.
D2	HD	Head Address	This bit indicates the state of the head select signal to the FDD.
D1	DS1	Drive Select 1	This bit indicates the state of the drive select 1 signal to the FDD.
D0	D\$0	Drive Select 0	This bit indicates the state of the drive select 0 signal to the FDD.

5.3 VFO UNIT

5.3.1 VFO UNIT BLOCK DIAGRAM




FIG.5.3.1 VFO BLOCK DIAGRAM

5.3.2 DESCRIPTION OF EACH BLOCKS

(1) Time base generator/Divider circuit

This block consists of 16MHz crystal oscillator and divider. It generates all timing signals for VFO operation. The operation mode MFM and MIN signals change the divisor of these timings.

XRATE0	XRATE0	FLOPPY MODE	MODULATION	fDW (KHz)
0	0	Standard Floppy	MFM	500
	<u> </u>		FM	250
0	1	_	_	_
1	0	Mini Floppy	MFM	250
			FM	125
1 1 1		Vertical Floppy	MFM	1000
	vertical Floppy	чет псат гюрру	FM	

(2) Sync gap detector/digital one-shot

SYNC pattern detect circuit when the FDC begins the read operation. SYNC pattern "00" is continuance pulse series whose interval is TSYNC. This circuit judges to be SYNC the pulse series whose interval is within TSYNC, and the other pulse series to be GAP. When 16MHZ clock is applied in [XIN] terminal, the value of TSYNC are as follows.

XRATE0	XRATE0	FLOPPY MODE	MODULATION	TSYNC (µs)
0	0	Standard Floppy	MFM	1.68 ~ 2.25
			FM	3.38 ~ 4.93
0	1	_	_	-
1	0	Mini Floppy	MFM	3.38 ~ 4.93
		тини порру	FM	6.80 ~ 10.0
1	1	Vertical Floppy	MFM	~ 1.20
	Vertical Ploppy	FM		

(3) Voltage Controlled Oscillator (VCO)

This VCO is automatically adjust its center frequency using PLL circuit. When 16MHz is used for [XIN] clock, 2MHz is the frequency at VCONT voltage is 2.5V. The conversion gain via voltage on VCONT terminal is as follows.

 $K_V = 2.5 \times 10^6 \text{ [rad/sec V]}$

(4) Timing Adjusting Circuit

This circuit regenerates data and clock bit in MFM signal so as to get best read margin against the peak shift phenomenon in the data from the FDD.

(5) Sequencer

VFO start its operation with the starting of read request from the FDC. The sequencer controls all operation that is, hunting SYNC pattern, detecting address mark, changing PLL filter constant etc.

5.3.3 VFO OPERATION FLOW OF VFO

The operation of the VFO part is explained as the combination of the control mode of each circuit. The mode of each part which concerns the VFO operation is as follows.

[Phase Comparator]

One input of the phase comparator is the window signal which is the divided signal of the VCO output. The other input is either the read data or standardized clock from [XIN] whose frequency is the same as window signal.

There are things to switch the charge pump outputs and to change the gain of phase comparator in order to distinguish lock state from unlock state of the VCO.

[External Input]

SYNC

: Input to indicate that the FDC is in read data.

VFORST : Pulse generated by internal FDC when the FDC becomes SYNC state, and when the first data byte after sync detection is not address mark and the FDC begins to search next sync pattern.

VFO has three transition states as follows.

Q _F	VCO is tracing for basic clock from[XIN] 16MHz with high gain.
QH	VCO is tracing for read data with high gain.
O ₁	VCO is tracing for read data with low gain.

There is SYNC/GAP detector to control state transition except mentioned above. This circuit always checks read data pulses. If there is a pulse without regular interval time, GAP is outputted. This output is held for 8 bit time, SYNCD is outputted when there is no GAP output during 4 byte time FIG.5.3.3a shows VFO states transition flow. FIG.5.3.3b shows the timing of VFORST which the FDC outputs.




FIG.5.3.3a VFO STATUS TRANSITION




FIG.5.3.3b VFORST TIMING

5.3.4 FILTER CR CONSTANT OF VFO

When the VFO is used in the alternative filter switching mode, the external components for the low pass filter are needed as follows.




FIG.5.3.4 FILTER CIRCUIT

Recommended CR constant for 1Mbps, 500 Kbps and 250 Kbps is as follows. The accuracy of component is less than 5% each.

R1	1ΚΩ
R2	68ΚΩ
R3	15ΚΩ
R4	1ΚΩ
C1	1000pF
C2	0.01µF

Also, when the VFO is used in a fixed filter non-switching mode, the external components for the low pass filter are needed as follows.




FIG.5.3.4b FILTER CIRCUIT

Recommended CR constant for MIN and STD mode is as follows.

R1	15ΚΩ
R4	3.9ΚΩ
C2	0.01µF

5.3.5 VFO TIME MARGIN

(1) Outline of time margin

Raw data being read from floppy disk drive have dynamic/static data rate variations on account of the variation in the rotational speed of disk (for example, wow flatter). On high density recording, magnetic effects cause read data to move to early or late position, which is called peak shift. Raw read data are influenced by the variation in disk speed on both writing and reading, which is regarded as low speed variation. The VFO is designed to track this variation. On the other hand, it is necessary to reduce the variation by peak shift, because its frequency is near the data transfer frequency.

Example: Waveform in case of data 6B2 in MFM mode for mini-floppy




FIG.5.3.5a EXAMPLE of PEAK SHIFT

In the example above, there are $+0.5\mu s$ pulse jitters by peak shift. The VFO operates to track the variation in disk rotation but to ignore the variation of this peak shift, and then generates the WINDOW signal to sample data accurately. The time margin is the tolerance for the peak shift. This value in the case of an ideal VFO is a half of the cycle of the bit transfer rate. It is $2\mu s$ in MFM mode for mini-floppy (250Kbps).

TOSHIBA (ŲC/UP) 64E D ■ 9097249 0026857 940 ■TOS3 ■ FLOPPY DISK CONTROLLER

6. ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

VSS = OV (GND)

PARAMETER	SYMBOL	RATINGS		UNIT
Supply Voltage	V _{DD}	-0.5 ~ +7.0		V
Input Voltage	V _{IN}	VSS - 0.5 ~ VDD +	- 0.5	V
Operating Temperature	T _{OPR}	-30 ~ +70		°C
Storage Temperature	T _{STG}	-65 ~ +125		°C
Output Current	Ιουτι	±2	(*1)	mA
Output Current	Ιουτ2	±8	(*2)	mA
Output Current	Гоитз	<u>.±3</u>	(*3)	mA
Power Dissipation	P _D	300		mW

(note) If LSI is used above the maximum ratings, permanent destruction of LSI can result. In addition, it is desirable to use LSI for normal operation under the recommended conditions. If these conditions are exceeded, reliability of LSI may be adversely affected.

*1 (Output terminal group 1) : XOUT

*2 (Output terminal group 2) : WDT1, WE, HS, HL, MEN0~1, DS0~1, STP, DR,

MDSL0~1, LWDEN

*3 (Output terminal group 3) : The other output terminals and Data bus

6.2 RECOMMENDED OPERATING CONDITIONS

VSS = OV (GND)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Operating Temperature	t opr		- 30	+70	°C
Supply Voltage	V _{DD}		4.75	5.25	٧
Clock Frequency	Fc		15.5	16.5	MHz

6.3 DC CHARACTERISTICS

TENTATIVE

 $VDD = 5.0V \pm 5\%$, VSS = 0V (GND), $tOPR = -30 \sim +70 ^{\circ}C$

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT
Hysteresis Width	(*2)	V _{HS2}	0.2			V
High Level Input Current	(*1)	l _{IH1}	2.5		500	μА
VIN = VDD	(*2) (*3)	l _{IH23}	- 10		10	μА
Low Level Input Current	(*1)	l _{IL1}	- 500		- 2.5	μA
VIN = 0V	(*2) (*3)	l _{IL23}	- 10		10	μΑ
High Level Input Voltage	(*1)	V _{IH1}	3.5		VDD	v
	(*2)	VI _{H2}	2.4		VDD	V
	(*3)	V _{IH3}	2.2		VDD	V
Low Level Input Voltage	(*1)	V _{IL1}	0		1.2	v
	(*2)	V _{IL2}	0		0.58	V
	(*3)	V _{IL3}	0		0.8	V
High Level Output Current	(*4)	Гонт			-0.5	mA
VOH = VDD - 0.4V	(*5)	lo _{H2}			- 3.0	mA
	(*6)	1онз			- 2.0	mA
Low Level Output Current	(*4)	lOL1	0.5			mA
VOL = 0.4V	(*5)	l _{OL2}	6.0			mA
	(*6)	l _{OL3}	2.0			mA
Power Supply Current	(*1)	l _{DD1}		20	40	mA
Standby Current		I _{DD2}			100	μА

*1 (Input terminal group 1)

XIN

*2 (Input terminal group 2)

Schmitt trigger input : -RDT, -IDX, -RDY, -WP, -TK0,

-DSKCHG

*3 (Input terminal group 3)

: The other input terminals and Data bus

*4 (Output terminal group 1)

: XOUT

*5 (Output terminal group 2)

Output from FDD

: WDT1, WE, HS, HL, MEN0~1, DS0~1, STP,

DR, MDSL0~1, LWDEN

*6 (Output terminal group 3)

: The other Output terminals and Data bus

6.4 AC CHARACTERISTICS

TENTATIVE

 $VDD = 5.0V \pm 5\%$, VSS = 0V (GND), $tOPR = -30 \sim +70 ^{\circ}C$

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock cycle time		t _{CY}	40			ns
Clock high level width		t _{CH}	20			ns
AEN setup time before -IOR		tAENR	0			ns
AEN hold time after -IOR		t _{RAEN}	0			ns
-CS setup time before -IOR		t _{SR}	0	-		ns
-CS hold time after -IOR		t _{RS}	0			ns
Address setup time before -IOR		t _{AR}	20			ns
Address hold time after -IOR		t _{RA}	0			ns
Data delay time from -IOR		t _{RD}			100	ns
Data float delay time after -IOR		t _{DF}	20		100	ns
Pulse width of -IOW		t _{RR}	200			ns
AEN Setup time before -IOW		tAENW	0			ns
AEN hold time after -IOW		twaen	0			ns
-CS setup time before -IOW		t _{SW}	0			ns
-CS hold time after -IOW		tws	0	1		ns
Address setup time before -IOW		t _{AW}	20			ns
Address hold time after -IOW		twA	10			ns
Data setup time before -IOW		t _{DW}	20			ns
Data hold time after -IOW		t _{WD}	10			ns
Pulse width of -IOW		tww	200			ns
INTRQ delay time from -IOR	(*1)	t _{RIR}			250	ns
	(*2)	t _{RIR}			500	ns
INTRQ delay time from -IOW	(*1)	t _{WIR}			250	ns
	(*2)	twir			500	ns
DMA cycle time	(*1)	t _{DRQ2CY}	7.5			μs
	(*2)	t _{DRQ2CY}	13			μs
DRQ2 delay time from -DRQ	(*1)	t _{DDRQ}		375		ns
	(*2)	t _{DDRQ}		750		ns

TENTATIVE

					ILIV	HATIVE
PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT
DRQ delay time from -DACK2		t _{ACDRQ2}			200	ns
-IOR delay time from DRQ2		t _{DRQ2R}	0			ns
-IOW delay time from DRQ2		t _{DRQ2W}	0			ns
-IOR / -IOW delay time from D	RQ2 (*1)	t _{DRQ2RW}			7.0	μs
	(*2)	t _{DRQ2RW}			12	μs
Pulse width of -DACK2	(*1)	t _{AA}	125			ns
	(*2)	t _{AA}	250			ns
-DACK2 setup time before -IO	R (*3)	t _{ACR}	0		···	ns
-DACK2 hold time after -IOR	(*3)	t _{RAC}	0			ns
-DACK2 setup time before -IO	W (*3)	t _{ACW}	0			ns
-DACK2 hold time after -IOW	(*3)	t _{WAC}	0			ns
Pulse width of DMATC	(*1)	t _{TC}	63			ns
	(*2)	t _{TC}	125		i ———	ns
RD7EN delay time from -IOR		t _{7ENR}			100	ns
RD7EN delay time from -IOR		t _{7ENF}			100	ns
RD7 delay time from -IOR		t _{RD7D}			100	ns
RD7 flaot delay time	··········	t _{RD7F}	20		100	ns
DS setup time before STP	(*1)(*4)	t _{DSST}	10			μs
	(*2)(*4)	tosst	20			μs
DS hold time after STP	(*1)(*4)	tstds	2			us
	(*2)(*4)	tS _{TDS}	4			μs
DR setup time before STP	(*1)(*4)	t _{DST}	0.5			μs
	(*2)(*4)	t _{DST}	1			μs
DR hold time after STP	(*1)(*4)	tsTD	12		" -	μs
	(*2)(*4)	t _{STD}	24			μs
Pulse width of STP	(*1)	tSTP	3	3.5		μs
	(*2)	t _{STP}	6	7		μs
Pulse width of WDT1	(*1)	t _{WDD1}		250		ns
	(*2)	twop1		500		ns
-RDT low level width		t _{RDD1}	130			ns
-RDT high level width		t _{RDD2}	130			ns
-IDX low level width	(*1)	t _{IDX}	125			ns
	(*2)	t _{IDX}	250			ns
				·	<u> </u>	

*1 : Value for Perpendicular magnetized floppy mode


*2 : Value for Standard mode. In case of mini floppy mode, each value is twice *3 : AEN = "High" during the DMA cycle

*4 : CDS = "Low"

TOSHIBA (UC/UP) 64E D 9097249 0026861 371 170S3

6.4.1 AC TEST INPUT WAVE FORM


Input terminal group 1: XIN




Input terminal group 2: Schimitt trigger input

3.0V		2.4V (VIH)	
0.3V	_ A	0.6V _s (VIL)	<u> </u>

Input terminal group 3: The other input terminals and Data bus




6.4.2 OUTPUT LOAD CIRCUIT




6.4.3 TIMING CHART

① Read Operation




TOSHIBA (UC/UP) 64E D 9097249 0026863 144 17053


FLOPPY DISK CONTROLLER




(3) Non-DMA Operation




DMA Operation




(5) Wave form of Terminal Count



⑥ Seek Operation (For CDS = Low, DS0~1)




Wave form of RD7,RD7EN




® Wave form of Write Data



9 Wave form of Read Data



Wave form of INDEX



7. PACKAGE DIMENSION

