# **MATARI**®

# Service-Manual

# **TT030**

Copyright 1991 ATARI Computer GmbH

TT030

School romanni 1984 - 1987 Meirean C

Atari TT030 Computer Field Service Manual Part Number: C302483-001 August 1991 Ataa 171,30 Computer Biod Scendor Manuel Fart Mumber, C302483-603 August 1993

#### Copyright® 1997 Atam Corp. All Kights Reserved

Every crassentifie effort has been muste to cosure the accuraty on unit manual bowever, one to cagoing changes. A tail Corportation carriers guarantee the accuracy of law urburnation after the date of publication and charkante Labitity for changes, emory, c. onto nors.

Unese declaraterits are contreprint service information only. Each actuators are to reference only, Only parts on the current dealer parts that are available. No license is given for any use by the postession of faces documents and in arcent be reproduced in a content will only the written approval of April Componition.

#### Copyright© 1991, Atari Corp. All Rights Reserved

Every reasonable effort has been made to ensure the accuracy of this manual; however, due to ongoing changes, Atari Corporation cannot guarantee the accuracy of this information after the date of publication and disclaims liability for changes, errors, or omissions.

These documents are for repair service information only. Part numbers are for reference only. Only parts on the current dealer parts list are available. No license is given for any use by the possession of these documents and may not be reproduced in any form without the written approval of Atari Corporation.

#### CONTENTS

SECTION ONE - INTRODUCTION Overview Main Components Case Design Power Supply	1.1 1.2 1.3 1.4
SECTION TWO - THEORY OF OPERATION Overview Main system Audio/Video subsystem Input/Output subsystems System Startup System Errors Functional Block Diagram	2.6
SECTION THREE - TESTING Overview/Test Equipment Test Configuration Troubleshooting a Dead Unit TT030 Diagnostic Cartridge Error Codes	3.1 3.2 3.3 3.4 3.5
SECTION FOUR - DISASSEMBLY/ASSEMBLY TT030 Disassembly TT030 Assembly	4.1 4.2
SECTION FIVE - SYMPTOM CHECKLIST	
SECTION SIX - DIAGNOSTIC FLOWCHART	

SECTION SEVEN - PARTS LIST AND ASSEMBLY DRAWINGS

SECTION EIGHT - SCHEMATICS AND PCB SILKSCREEN

SECTION NINE - GLOSSARY

# **SECTION ONE**

# INTRODUCTION

# **1.1 OVERVIEW**

The Atari® TT030® is designed as an integrated unit with processor, memory, and I/O control in one package. The TT030® provides 2 Mbytes (2,097,142 bytes) of RAM memory and is expandable to 26 Mbytes (27,262,846 bytes) by installing daughter boards. The TT030® also provides 512 Kbytes (524,288 bytes) of ROM space. A 720 Kbyte or 1.44 Mbyte (formatted) floppy, power supply, and floating point coprocessor are also included in the system. An optional hard disk drive can also be added.

# **1.2 MAIN COMPONENTS**

- Main Board
- Separate Keyboard Assembly
- Power Supply
- Floppy Disk Drive
- Plastic Case (upper and lower)
- Mouse

# **1.3 CASE DESIGN**

The front of the TT030® contains the floppy disk drive with an eject button and busy LED. An optional hard disk can also be installed and it also contains its own busy LED.



**Front View** 

The left side of the TT030® case contains the following items from left to right. Reset button, LAN connector, MIDI OUT jack, MIDI IN jack, ROM cartridge port, and keyboard jack.



Left Side View

The rear of the TT030<sup>®</sup> contains the following items. SCSI interface jack, External floppy jack, external ACSI interface connector, printer connector, monitor jack, VME slot, modem 1 connector, on/off switch, power plug, modem 2 connector, fan, audio R connector, and audio L connector.



#### **Rear View**

# **1.4 POWER SUPPLY**

#### **1.4.1 POWER SUPPLY RATING**

The TT030® has an integral switching power supply providing 64 watts of power. The supply can accept AC input of 100-240VAC at 2A, 50/60Hz. The power supply provides the following voltages and currents to the system:

<u>Voltage</u>	Current
+5V	7A
+12V	2A
-5V	0.4A
-12V	0.3A

# SECTION TWO

# THEORY OF OPERATION

# **2.1 OVERVIEW**

The TT030® is a new series of Atari® computers designed as an enhanced version of the Atari® ST® and Mega® architecture. The TT030® uses the Motorola® 68030 microprocessor running at 32 MHz which provides enhanced graphics and sound capabilities. A VME bus has been included in the TT030® for expansion. The hardware is composed of a main system (central processing unit and support chips), audio/video subsystem, and several I/O subsystems.

#### MAIN SYSTEM

- MC68030<sup>®</sup> processor running at 32 MHz
- MC68881® coprocessor
- 512 Kbytes of ROM
- 2 Mbytes of RAM (expandable to 26 Mbytes)
- Interrupt mask, status, and control
- System timing and Bus control
- DMA support
- Battery backed-up Real-time clock

#### I/O SUBSYSTEMS

- SCSI interface
- ST® compatible ACSI interface
- Floppy disk interface
- Four serial ports
- LAN port
- Parallel printer interface
- Intelligent keyboard interface
- Mouse and Joystick interface
- Musical Instrument Digital Interface (MIDI)
- VME Slot

#### AUDIO/VIDEO SUBSYSTEM

- Bit Mapped video display using 32 Kbytes in ST® mode and
- 153.6 Kbytes in TT mode of RAM relocatable anywhere in memory.
- Six available display modes:

STE® Mode:

- 1. 320 X 200 16 out of 4096 colors
- 2. 640 X 200 4 out of 4096 colors
- 3. 640 X 400 monochrome
- TT Mode:
  - 1. 320 X 200 16 out of 4096 colors
  - 2. 640 X 200 4 out of 4096 colors
  - 3. 640 X 400 2 out of 4096 colors
  - 4. 640 X 480 16 out of 4096 colors
  - 5. 1280 X 960 monochrome
  - 6. 320 X 480 256 out of 4096 colors
- Monitor interfaces include:
  - 1. RGB
  - 2. ECL Monochrome
- Audio outputs internally mixed together:
  - 1. Programmable sound generator
  - 2. Stereo DMA sound

# **2.2 MAIN SYSTEM**

The hardware contained in the main system of the Atari® TT030® are the processor, optional coprocessor, ROM, RAM, Interrupt control (SCU and MFP), Memory, Timing and Bus control (MCU), DMA support (DMAC), and Real-time clock (MC68818).

#### 2.2.1 PROCESSOR

The processor used in the Atari® TT030® system is a 32 MHz Motorola® MC68030® with a 32-bit internal architecture, 32-bit external data bus, and a 32-bit address bus. This single chip contains a 68020 superset processor, a paged memory management unit, and independent data and instruction caches. The processor is clocked at 32 MHz.

#### 2.2.2 COPROCESSOR

The TT030® provides a Motorola® MC68881 floating point coprocessor, which can optionally be replaced with a higher performance MC68882 floating point coprocessor. The coprocessor is clocked at 32 MHz. The processor recognizes the coprocessor as the standard floating point coprocessor ID of 1 in the 68030 CPU address space.

#### 2.2.3 ROM

The system contains four 1 Mbit ROMs for a total of 512 Kbyte of access space. Since system bus access is 32-bits wide, all four ROMs must be present for proper operation. Included in the tasks the ROM performs is system initialization and boot code. The ROM also contains the TOS operating system.

#### 2.2.4 RAM

The TT030® includes 2 Mbytes of RAM used for both system and video. The RAM is implemented with 16 256 Kbit X 4 100 ns DRAMs set up to yield a 64-bit wide internal bus for high performance video access. Memory accesses to the RAM are interleaved between the Memory Controller and the Video Controller in 250ns time slices. During display cycles the processor is prevented from accessing the RAM. However, the processor will be allotted the next 250ns time slice.

The processor accesses the RAM through a 32-bit bus, even though the video system accesses the bus through a 64-bit wide architecture. The TT video chip (TTVIDEO) has on-chip buffering to provide very high bus bandwidths.

Additional memory can be installed in the system via dual purpose ST RAM daughter boards, single purpose TT RAM daughter boards, or VME memory cards. 4 or 16 Mbytes of additional 32-bit wide TT RAM can be installed, or 2 or 8 Mbytes of dual purpose 64-bit wide ST RAM can be installed. Additional memory can also be installed in the system by plugging in VME memory cards. Either A24/D16 or A16/D16 cards can be used, however, VME memory will typically run slower than on-board system memory due to the fact that all accesses incur an additional wait state.

Memory in the TT030® is overlapped and addressed in a unique fashion. When expansion RAM is added to the system the lower addresses are moved to an upper memory mapping scheme and the expansion RAM takes over the lower addresses. Refer to the following map for details.

RAM memory map:

**Base System** 

<u>Address</u>

**Function** 

000008 - 000800 000800 - 1FFFFF

4 Megabyte system

alization and boot code.

System memory (privileged access) First 2 Mbytes

Address

**Function** 

1FFFFF - 3FFFFF 800000 - 9FFFFF Expansion 2 Mbytes Main Board 2 Mbytes

<sup>1</sup> he processor a messer the KAM through a 32-bit bus, men though the video system bacesses the bus through a 64-bit wide architecture. The TU video and p.CUNDEC() has mechip buffering or provide vorp high bus landwichts.

#### 16 Megabyte system

#### Address

Function

000000 - 7FFFFF 800000 - 9FFFFF Expansion board 8 Megabytes Main board 2 megabytes

# 2.2.5 SYSTEM CONTROL UNIT (SCU)

The SCU provides several system support functions including interrupt masking and status reporting, interrupt generation, and bus time-out detection.

#### 2.2.5.1 INTERRUPT MASK AND CURRENT STATUS

The SCU contains two registers used to mask interrupts to the processor. These registers, in effect, screen the interrupts from both main system devices and VME bus devices and present them, when enabled (not masked), to the processor. Masked interrupts (not enabled) are not presented and therefore not seen by the processor. These registers are cleared at power up or reset, disabling all interrupts.

The SCU also contains a register which latches the current state of the seven interrupt request levels from each one of the sources. This register shows the state of the interrupt lines before they are ANDed with the mask registers.

#### 2.2.5.2 INTERRUPT GENERATION

The system can write to an I/O address to generate a level 1 autovectored interrupt to the processor. The SCU is hardwired to the following interrupt scheme:

- 1. Only interrupt levels 5 and 6 have external interrupt acknowledge (IACK) pins and are capable of generating vectored interrupts to the system.
- 2. SCU generated interrupts IRQ1 and IRQ3 are hardwired to the corresponding priorities and are always autovectored.
- 3. The VMEbus ACFAIL generates an IRQ7 interrupt to the processor. The only other source of IRQ7 interrupt is from a VMEbus card.

#### 2.2.5.3 BUS TIMER

The SCU implements a bus timer so that if a bus cycle is not terminated within 16us, the SCU will generate a bus error signal.

#### 2.2.6 68901 MFPS

#### 2.2.6.1 MFP INTERRUPT CONTROL

Two 68901 MFPs are included in the TT030® system. Each 68901 MFP handles up to 16 interrupts. Currently all but one are used. Each interrupt can be masked off or disabled by programming the MFP. The interrupts controlled by the MFP are: monochrome monitor detect (XMONO), RS-232 (Including CTS, DCD, and RI), floppy and hard disk (FDINT and XHDINT respectively), parallel port BUSY, display enable (DE, which equals the start of the display line), 6850 IRQ's for keyboard and MIDI data, and MFP timers. Interrupts received by the MFPs are then sent on to the SCU for further masking.

Not all I/O operations are interrupts. The CPU can also poll the MFP while waiting for an operation to complete. The MFP also contains four timers. These are used by the Operating System for event timing, RS-232 port for transmit and receive clocks, and by application software.

#### 2.2.7 DMA CONTROLLERS

The TT030® includes three independent DMA channels. Each channel has its own DMA controller associated with it. One channel is used for the SCC. Another is used for the SCSI port. The third DMA controller is used for the ST® compatible ACSI/Floppy interface.

9

Direct memory access is provided to support both low speed (250 to 500 kilobits/sec) and high speed (up to 8 Megabits/sec) 8-bit device controllers. The floppy disks transfer data via low speed DMA. The SCSI hard disk transfers data at high speed. For DMA to take place, the Memory Controller is given the address of where to take data from or put data in RAM, the DMA Controller is set up (with direction, base address, enable, and how many bytes) and the peripheral is given a command to send or receive data. The entire block of data (the size must be given to the DMA Controller and the peripheral before the operation starts) is then transferred to or from memory without intervention by the CPU.

#### 2.2.7.1 SCC AND SCSI DMA CHANNELS

The SCC and SCSI DMA controllers assemble the bytes from the peripheral into double words for writing to the system bus. This is actually done with two independent double words so that when one has been filled and is waiting for access to the bus, the other can be filling. If the second word is filled before access to the bus is granted then both words will be written in the same bus transaction. DMA transfers can be done to any byte boundary of any double word memory space.

This is accomplished in part by the DCU chip (Data Control Unit) which is used to latch the appropriate 8-bit data field from the 32-bit data bus. A DCU is provided for both SCC and SCSI interface circuits.

#### 2.2.7.2 FLOPPY/ACSI INTERFACE

The ST® compatible Floppy/ACSI subsystem interfaces between dual-purpose RAM and ACSI compatible peripherals. DMA between RAM and ACSI peripherals, and between RAM and floppy, can only be performed using dual-purpose RAM. If a transfer is required using single-purpose system RAM, a two stage transfer is required using the dual-purpose RAM as an intermediate buffer.

# 2.2.8 SYSTEM TIMING AND BUS CONTROL MCU

The MCU is an integral part of the system and is involved in almost every operation in the computer. The functions performed by the MCU include clock dividers, video timing, signal and bus arbitration, memory control, and chip selects.

#### 2.2.8.1 CLOCK DIVIDERS

The clock dividers within the MCU are used to take the 16 MHz input and divide it into 4 MHz, 8 MHz, and 500 kHz clocks for use by other devices in the system.

#### 2.2.8.2 VIDEO TIMING

MCU outputs the signals, DE (Display Enable), VSYNC, and HSYNC to generate system video. There is also a read/write register within the MCU which is used to configure for 50, 60, or 71 Hz monitor operation (done by the Operating System).

#### 2.2.8.3 SIGNAL AND BUS ARBITRATION

The MCU arbitrates the bus during DMA cycles to prevent the processor and DMA controller from interfering with each other.

#### 2.2.8.4 MEMORY CONTROL

The MCU takes addresses from the address bus and converts them to Row Address Strobe (RAS) and Column Address Strobe (CAS) signals to control all RAM accesses. The Memory Controller internal to this device is also responsible for refreshing the DRAM (dynamic RAM), loading the Video Shifter with display data, and sending or receiving data during DMA cycles.

#### 2.2.8.5 CHIP SELECTS

The MCU decodes addresses and generates chip selects to the 6850's, 68901 MFP, DMA Controller, Programmable Sound Generator, internal Memory Controller, and ROMs. It receives signals from the MFP, DMA, and Memory Controller to synchronize data transfers. The MCU also decodes the addresses necessary to enable the RAM and ROM.

The MCU is an integral part of the system and is involved in almost every operation in the computer. The avectors performed by the MCU include clock dividers, vides

### 2.2.9 REAL-TIME CLOCK

The TT030® system includes a Real-time Clock chip. When the system is powered on the real-time clock is powered by the main PCB power supply. In the event of a power failure, or when the system is powered off, the real-time clock is powered by a 3.6v lithium battery. This allows the date, time, and configuration data to be maintained even when there is no power to the unit. 50 bytes of battery backed-up RAM is also provided for storing diagnostic and configuration data.

The real-time clock provides time of day (down to one second resolution) and date. The RTC is provided with a 32.760 kHz oscillator that is independent of all other system clocks.

The chip is accessed through two consecutive word ports. The first word is a write-only port used to set the real-time clock chip address desired. The second word is the read-write data port. When doing a write to a clock chip register, a double word write can be performed. The first word would set the address, and the second word would load the data.

# 2.3 AUDIO/VIDEO SUBSYSTEM

#### 2.3.1 VIDEO SUBSYSTEM

The video subsystem consists of the video display memory (an arbitrary block of RAM starting on any word boundary), the MCU, a graphics control chip TTVIDEO, and some discrete components to drive the video output. The role of the MCU has already been covered in section 2.2.8.2

#### 2.3.1.1 TTVIDEO

A video shifter is provided internal to the TTVIDEO chip. ST® and TT modes of operation can be selected through the respective ST® or TT Shift Mode Register. In the ST® mode there are 16 color palette registers used in the shifter. All 16 may be used in low resolution (320 X 200) or TT mode (640 X 480).

Four may be used in medium resolution (640 X 200), and one may be used in monochrome (640 X 400) high resolution. Contained in each entry are twelve-bits of color; four-bits each for red, green, and blue. Therefore there are  $16 \times 16 \times 16$  or 4096 colors possible for each entry.

In the TT mode there are 256 color palette registers used in the shifter. Contained in each entry are twelve-bits of color; four-bits each for red, green, and blue. Therefore there are 16 X 16 X 16 or 4096 colors possible for each entry. Through the ST® palette bank (lowest four bits of the TT shift mode register) one of 16 banks may be selected from the TT color palette for use in ST® modes.

For a given pixel, the color which is displayed is taken from the palette referred to by getting information from each logical plane (see the description of video display in section 2.3.1.3). The shifter will output the red, blue, and green levels specified by that palette.

#### 2.3.1.2 VIDEO DISPLAY MEMORY

Display memory is part of main memory with the physical screen origin located at the top left corner of the screen. Display memory is configured as 1, 2, 4, or 8 logical planes interwoven by 16-bit words into contiguous memory to form one 32,000 byte physical plane for ST® modes or 153,600 byte physical plane starting at any 8-byte boundary. The starting address of display memory is placed in the Memory Controller's Video Base High, Video Base Mid, and Video Base Low registers by the Operating System or application. This register is loaded into the Video Address counter (high, mid, and low) at the beginning of each frame. The address counter is incremented as the Bit Map planes are read.

The Memory Controller will load display information into the Video Shifter 64 bits at a time through two FUNNEL chips, and the Video Shifter will decode this information to generate a serial display stream. In monochrome mode, each bit represents one pixel on or off. In color, bits are combined from each plane to generate the correct level of red, green, and blue. For example, in low resolution ST $\circledast$  mode (4 planes) four words are loaded into the Video Shifter for each word (16 pixels displayed on the screen). The Video Shifter combines bit 0 from each word to form a four bit number (0-15), and takes the color from the palette referenced by that number (e.g. 0101 = 5, use color from palette register 5) and outputs those levels, then takes bit 1 from each plane and outputs the color from the palette referenced by those four bits, etc.

#### 2.3.1.3 MONITOR CONNECTOR

The video output is provided on a 15-pin D type connector located on the back of the computer. Either VGA color or ECL monochrome monitors can be used. The pinout of this connector is as follows:

<u>Pin</u>		
1	Red	
2	Green	
3	Blue and the second second second second	
4	High Resolution Monochrome Out+	
5	Ground	
6	Red Return	$\frown$
7	Green Return	
8	Blue Return	2 7 12
9	Monochrome Detect	3 6 8 6 13
10	Ground	
11	Open	5 • 10 • 15
12	Open and ideal and to electron behavior	ardware interface which has been p
13	Hsync in bounde of the month of lands of	
14	Vsync bilisees	
15	High Resolution Monochrome Out-	

#### 2.3.2 AUDIO SUBSYSTEM

The TT030® extends the present audio subsystem of the Atari® ST®/Mega computers. It mixes the output of the existing ST® programmable sound generator (PSG) with a new DMA-driven dual channel digital to analog subsystem. The TT030® combines these two sources for simple beeps and sends the resulting audio to an internal speaker provided with the system. In addition, the audio output can be connected to an external stereo amplifier for high-fidelity sound.

#### 2.3.2.1 PROGRAMMABLE SOUND GENERATOR (PSG)

The programmable sound generator produces music synthesis, sound effects, and audio feedback. With an applied clock of 2 MHz, the PSG is capable of providing frequencies from 30 Hz to 124 kHz. The PSG has the ability to perform using three separate voice channels. The three sound channel outputs are mixed together and sent to the LMC1992 volume and tone control chip.

#### 2.3.2.2 DMA SOUND

Sound in the form of digitized samples is stored in the system memory. These samples are fetched from dual purpose memory during horizontal blanking cycles and provided to a Digital to Analog Converter (DAC) at a constant sample frequency specified by the user. The output of the DAC is then low pass filtered to a frequency equal to forty percent of the sample frequency by a four pole switched capacitor low pass filter. The signal is further filtered by a two pole fixed frequency (15 kHz) low pass filter and sent to the LMC1992 Volume and Tone Control chip. The signal is then made available to two RCA type jacks at the back of the computer as well as the internal speaker.

#### **2.3.2.3 MICROWIRE INTERFACE**

The Microwire bus is a three wire serial interface and protocol designed to allow multiple devices to be individually addressed by the controller (SNDSHIFTER). The hardware interface which has been provided consists of two 16-bit read-write registers. One data register which contains the actual bit stream to be shifted out and one mask register which indicates which bits are valid.

The TF0100 extends the present and/o subsystem of the Aut/9 510 (14 ga computers it mixes the surport of the existing SE® programmable sound (scorrator PSC) with a new DMA-driven dual channel digital to analog subsystem. The T0000 combines these two sources for supple beeps and sends the resulting sudio to an internal speaker provided with the system. In addition, the auctor output can be concluded to an external starts amplifier for high-fidelity sound.

# 2.4 I/O SUBSYSTEMS

# 2.4.1 MUSICAL INSTRUMENT DIGITAL INTERFACE (MIDI)

The Musical Instrument Digital Interface (MIDI) allows the integration of the TT030® with music synthesizers, sequencers, drum boxes, and other devices possessing MIDI interfaces. High speed (31.25 Kbaud) asynchronous current loop serial communication of keyboard and program information is provided by two ports, MIDI OUT and MIDI IN (MIDI OUT also supports the optional MIDI THRU port).

MIDI specifies that data consist of eight data bits, one start bit, and one stop bit. The MIDI OUT and MIDI IN connector pinouts are as follows:

#### 2.4.1.1 MIDI OUT

<u>Pin</u>	<u>Function</u>
------------	-----------------

- 1 THRU Transmit Data
- 2 Shield Ground
- 3 THRU Loop Return
- 4 OUT Transmit Data
- 5 OUT Loop Return

#### 2.4.1.2 MIDI IN

<u>Pin</u>	Function
1	Not Connected
2	Not Connected
3	Not Connected
4	IN Receive Data
5	IN Loop Return

### 2.4.2 SCSI INTERFACE

The TT030® implements a single-ended (non-differential) SCSI bus using a 5380 SCSI controller. The controller can facilitate 8-bit data transfers at rates up to 4 Mbytes per second. The SCSI bus can support up to 7 major devices in addition to the TT030®. The SCSI connector provides for connection of SCSI compatible devices through a 25-pin D type connector. Internally a full 50-pin flat cable is used. The default hard disk will be configured as SCSI Unit 0, device 0.

# 2.4.2.1 SCSI EXTERNAL CONNECTOR PINOUT

1       REQ (Request)         2       MSG (Message)         3       ID (Unit ID)         4       RST (Reset)         5       ACK (Acknowledge)         6       BSY (Busy)         7       Ground         8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)         23       3 (Device 4)	<u>Pin</u>	Function		
<ul> <li>3 ID (Unit ID)</li> <li>4 RST (Reset)</li> <li>5 ACK (Acknowledge)</li> <li>6 BSY (Busy)</li> <li>7 Ground</li> <li>8 0 (Device 0)</li> <li>9 Ground</li> <li>10 3 (Device 3)</li> <li>11 5 (Device 5)</li> <li>12 6 (Device 6)</li> <li>13 7 (Device 7)</li> <li>14 Ground</li> <li>15 CD (Control/Data)</li> <li>16 Ground</li> <li>17 ATN (Attention)</li> <li>18 Ground</li> <li>19 SEL (Select)</li> <li>20 P (Parity)</li> <li>21 1 (Device 1)</li> <li>22 2 (Device 2)</li> </ul>	1	REQ (Request)		
3       ID (Ont ID)         4       RST (Reset)         5       ACK (Acknowledge)         6       BSY (Busy)         7       Ground         8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 6)         12       6 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	2			
<ul> <li>ACK (Acknowledge)</li> <li>BSY (Busy)</li> <li>Ground</li> <li>0 (Device 0)</li> <li>Ground</li> <li>3 (Device 3)</li> <li>5 (Device 5)</li> <li>6 (Device 6)</li> <li>7 (Device 7)</li> <li>6 (Control/Data)</li> <li>7 ATN (Attention)</li> <li>8 Ground</li> <li>9 SEL (Select)</li> <li>9 F(Parity)</li> <li>1 (Device 1)</li> <li>2 (Device 2)</li> </ul>	3	ID (Unit ID)		
6       BSY (Busy)         7       Ground         8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	4	RST (Reset)		
7       Ground         8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	5	ACK (Acknowledge)		
7       Ground         8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	6	BSY (Busy)		
8       0 (Device 0)         9       Ground         10       3 (Device 3)         11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	7	Ground		
9       Ground         10       3 (Device 3)         11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	8	0 (Device 0)	m •	
11       5 (Device 5)         12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	9	Ground		
12       6 (Device 6)         13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	10	3 (Device 3)		
13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	11			
13       7 (Device 7)         14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	12			
14       Ground         15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	13			
15       CD (Control/Data)         16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	14			
16       Ground         17       ATN (Attention)         18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	15	CD (Control/Data)		
17ATN (Attention)18Ground19SEL (Select)20P (Parity)211 (Device 1)222 (Device 2)	16			
18       Ground         19       SEL (Select)         20       P (Parity)         21       1 (Device 1)         22       2 (Device 2)	17	•		
19     SEL (Select)       20     P (Parity)       21     1 (Device 1)       22     2 (Device 2)				
21       1 (Device 1)         22       2 (Device 2)			20	
22 2 (Device 2)				
23 3 (Device 4)				
		•		
24 Ground				
25 Open	25	Open		

#### 2.4.2.2 SCSI INTERNAL CONNECTOR PINOUT

<u>Pin</u>	Function	
1-19 OI	כונ	Ground
2		0 (Device 0)
4		1 (Device 1
6		2 (Device 2)
8		3 (Device 3)
10		4 (Device 4)
12		5 (Device 5)
14		6 (Device 6)
16		7 (Device 7)
18		P Parity)
20-24		Ground
25		Open
26-27		Ground
28		Open
29-31		Ground
32		ATN (Attention)
33-35		Ground
36		BSY (Busy)
37-49 O	DD	Ground
38		ACK (Acknowledge)
40		RST (Reset)
42		MSG (Message)
44		SEL (Select)
<b>46</b>		CD (Control/Data)
48		REQ (Request)
50		ID (Unit ID)

#### 2.4.3 FLOPPY DISK INTERFACE

The floppy disk subsystem is designed around the Floppy Disk Controller supporting up to two daisy-chained disk drives. One internal and one external drive can be connected to the system. The subsystem interfaces to the RAM through the ACSI DMA controller. Commands and arguments are sent to the FDC by first writing to the DMA Mode Control Register to select the desired FDC register and then writing the data bytes.

The standard drive for the system is a 720 Kbyte (capacity after formatting) 3 1/2-inch floppy disk. The internal drive cabling supports the Disk Change Line signal from the floppy drive and is read when the drive is selected, and is asserted when power is applied or a diskette is removed from the drive. The signal can be cleared by issuing a step command to the drive.

#### 2.4.3.1 FLOPPY PORT PINOUT

<u>Pin</u>	<b>Function</b>	
1	Read Data	
2	Side 0 Select	
3	Logic Ground	
4	Index Pulse	
5	<b>Drive 0 Select</b>	
6	<b>Drive 1 Select</b>	
7	Logic Ground	
8	Motor On	
9	Direction In	
10	Step	
11	Write Data	
12	Write Gate	
13	Track 00	
14	Write Protect	



#### 2.4.4 SCC SERIAL PORTS UA04

The TT030® contains an 85C30 Serial Communications Controller (SCC) that provides a dual channel, multi-protocol device that provides two serial ports. Port A can be used as either a network port or a standard slow speed RS-232C serial port. The input/output of port A is routed to the appropriate connector, either an 8-pin mini-DIN or DB-9P, by setting a bit in a register (user application or Operating System). The output pins on the unselected port remain inactive

Port B is configured to be a low speed standard RS-232C serial port that can be used for connecting a modem or local mainframe. The input/output of Port B is connected to a DB-9P connector and modem control signals are derived directly from the 85C30 Port B control lines. Port B can also operate with split transmit and receive baud rates. The PCLK input to the SCC is rated at 8 MHz. The RTXCA and RTXCB input is provided with a 1.672 MHz clock. The TRXCA input comes from the LAN connector, and the TRXCB input is rated at 2.4576 MHz.

#### 2.4.4.1 SCC RS-232 PINOUTS

Port A

<u>Pin</u>	<b>Function</b>
1	Carrier Detect (In)
2	Receive Data (In)
3	Transmit Data (Out)
4	Data Terminal Ready (Out)
5	Ground
6	Data Set Ready (In)
7	<b>Request to Send (Out)</b>
8	Clear to Send (In)
9	No Connect

Port B

#### Pin Function

1	Carrier Detect (In)
2	Receive Data (In)
3	Transmit Data (Out)
4	Data Terminal Ready (Out)
5	Ground
6	Data Set Ready (In)
7	Request to Send (Out)
8	Clear to Send (In)
9	No Connect

-(			
	•	9	
M		00	
4	•	1000	
2		0	
вO	7000		

#### 2.4.4.2 SCC LAN CONNECTOR PINOUT

Port A LAN Connector

<u>Pin</u>	Function	
1 2 3 4 5 6 7 8	Output Handshake Input Handshake Transmit Data- Ground Receive Data- Transmit Data+ (Reserved) Receive Data+	
2.4.5 MF	P SERIAL PORT	

The 68901 MFP also provides a slow speed RS-232C serial port to the system. The baud rate clock for the MFP serial port transmitter and receiver is derived from the timer D output of the MFP. Given the MFP's 2.4576 MHz clock, baud rates up to 19.2Kbaud can be supported. The MFP serial port is connected to a DB-9P connector and contains a complete complement of modem control lines.

#### 2.4.5.1 MFP SERIAL PORT PINOUT

- <u>Pin</u> <u>Function</u>
- 1 Carrier Detect (In)
- 2 Receive Data (In)
- 3 Transmit Data (Out)
- 4 Data Terminal Ready (Out)
- 5 Ground
- 6 No Connect
- 7 Request to Send (Out)
- 8 Clear to Send (In)
- 9 Ring Indicator (In)



1

#### 2.4.6 PARALLEL INTERFACE

The parallel interface is implemented through the programmable sound generator chip. It is a subset of the Centronics standard and is output to a DB25 connector. The Centronics STROBE signal is generated from the PSG bit. The Centronics BUSY signal is connected to one of the parallel input lines of the MFP to permit interrupt driven printing. Eight bits of read/write data are handled through I/O port B on the PSG at a typical transfer rate exceeding 4 Kbytes per second.

#### 2.4.6.1 PARALLEL PORT PINOUT

<u>Pin</u>	Function		
		-0	1. 110
1 to vabo	STROBE	~	14
2	Data 0	m ·	15
3	Data 1		9
4	Data 2	4	~
5	Data 3	<b>2</b>	8
6	Data 4	<b>۵</b>	6
7		~ •	-
8		∞ •	20
9		<b>の</b>	21
) 10	Not Connected		22
	BUSY	-	23
11		-	24
12-17	Not Connected	- 13	25 2
18-25	Ground	20	

#### 2.4.7 KEYBOARD INTERFACE

The keyboard transmits encoded make/break key scan codes (with two key rollover), mouse/trackball data, joystick data, and time-of-day. The keyboard receives commands and sends data via bidirectional communication implemented with an MC6850 Asynchronous Communications Interface Adapter (ACIA) and an HD6301 8-bit microcomputer located in the keyboard. The data transfer rate is 7812.5 bits per second. The keyboard interfaces through a 6-pin telephone style jack.

#### 2.4.7.1 KEYBOARD CONNECTOR PINCUT

		· · · · · (

<u>Pin</u>	Function
1	+5V +5V
3	Transmit
4	Receive
5	Ground
6	Ground

1	1	1	1	1	1
1	2	3	4	5	6

# 2.4.8 MOUSE AND JOYSTICK INTERFACE

The Atari® two-button mouse is a mechanical, opto-mechanical, or optical mouse with the minimal performance characteristics of 100 counts/inch, maximum velocity of 10 inches per second, and maximum pulse phase error of 50 %. The joystick is a four direction switch-type joystick with one fire button. The mouse and joystick are connected via two DB-9P connectors located on either side of the keyboard. A mouse or joystick can be connected on the right side of the keyboard. The connector on the left side of the keyboard is for joystick only.

#### 2.4.8.1 MOUSE/JOYSTICK CONNECTOR PINOUT

<u>Pin</u>	Function		
1	Up XB		
2	Down XA		
3	Left YA		
4	Right YB		
5	Not Connected	M I	
6	Fire/Left Button		
7	+5VDC		
8	Ground		
9	<b>JOY1/Fire Right Button</b>		

#### 2.4.8.2 JOYSTICK CONNECTOR PINOUT

SIS SYSTEM STAFT

<u>Pin</u>	<b>Function</b>		
1	Up		
2	Down		Mat adm
3	Left		o l
4	Right	• 5	
5	Reserved	I → M (12) → M (2)	set institut
6	Fire Button		00
7	+5VDC		റ
8	Ground		
9	Not Connected		

#### 2.4.9 ROM CARTRIDGE

The TT030<sup>®</sup> contains a ROM cartridge port that is fully compatible with the Atari<sup>®</sup> ST<sup>®</sup> cartridges. The cartridge is physically connected through a 40-pin edge connector located on the left side of the case. ROM cartridges are mapped to a 128 Kbyte area starting at address FA0000 and extending to FB8FFF.

#### 2.4.10 VMEBUS

The VMEbus is provided to allow for system expansion and conforms to industry standard VMEbus revision C.1. Interrupts IRQ1-IRQ7 are interfaced and arbitrated through the SCU chip. A global 16 MHz clock is provided to the VME bus via the TTVIDEO chip and a 74LS244 latch. This provides total independence of the clock from the processor speed. A 24-bit address bus, 16-bit data bus, and control signals are provided to the VMEbus via the MC68030<sup>®</sup>. This configuration causes the main system board to act as the VMEbus controller when a card is installed in the bus slots.

# 2.5 SYSTEM STARTUP

After a RESET (power-up or reset button) the 68030 will start executing at the address pointed to by locations 4-7, which is ROM (MCU maps the first 8 bytes of ROM at E00000-7 into addresses 0-7). Location 000004 points to the start of the operating system code in ROM. The following sequence is then executed:

- 1. Perform a reset instruction (outputs a reset pulse).
- 2. Read the longword at cartridge address FA0000. If the data read is a "magic number", execute from the cartridge (ROM cartridge instructions take over here). If not, continue.
- 3. Check for a warm start (see if RAM locations were written), initialize the memory controller.
- 4. Initialize the PSG chip, deselect disk drives.
- 5. Initialize color palettes and set screen address.
- 6. If not a warm start, zero memory.
- 7. Set up operating system variables in RAM.
- 8. Set up exception vectors.
- 9. Initialize MFP.
- 10. Set screen resolution.
- 11. Attempt to boot floppy; attempt to boot hard disk; run program if succeeded.
- 12. If no boot disk, the 256K boot ROM will bring up the desktop.

priandard VMEbus revision C.1 Interrupts 180,0-180,0 are interfaced and arbitrated through the SCU chip. A global 16 MHz clock is provided to the VME bus via the TTVIDEO chip and a 74LS244 latch. This provides total independence of the clock from the processor speed. A 24-init address bus, 16-bit data bus, and control signals arr provided to the VMEbus via the MC680300. This configuration causes the main system board to act as the VMEbus controller when a card is installed in the bas slots.

# 2.6 SYSTEM ERRORS

The 68030 has a feature called exception processing, which takes place when an interrupt or bus error is indicated by external logic, when the CPU detects an error internally, or when certain types of instructions are executed. An exception will cause the CPU to fetch a vector (address to a routine) from RAM and start processing at the routine pointed to by the vector. Exception vectors are initialized by the operating system. Those exceptions which do not have legitimate occurrences (interrupts being legitimate) have vectors pointing to a general purpose routine which will display some number of bombs showing on the screen. The number of bombs equals the number of the exception which occurred.

System errors may or may not be recoverable. Errors in loading files from disk may cause the system to crash, necessitating a reset. Verify the diskette and disk drive before attempting to repair the computer.

#### 2.6.1 NUMBER OF BOMBS AND MEANING

Bombs	Meaning
2	Bus Error. MCU (U501) asserted bus error or CPU detected an error. This is due to the processor's HALT line being driven low stopping all operations. This condition can be due to a faulty MFP, RAM, ROM, PSG, or a short/open on the PCBA address/data lines.
3	Address Error. Processor attempted to access word or long word sized data on an odd address.
4	Illegal Instruction. Processor fetched an instruction from ROM or RAM which was not a legal instruction.
5	Zero Divide. Processor was asked to perform a division by zero.
6	Chk Instruction. This is a legal instruction, if software uses this, it must install a handler.
7	Trapy Instruction. See Chk instruction.

# NUMBER OF BOMBS AND MEANING (CONTINUED)

<u>Bombs</u>	Meaning	
8 10 00 00 210000 00 10 00 00 2100000	Privilege Violation. CPU was in user mode, tried to access a location in supervisor address space.	
9	Trace. If trace bit is set in the status register, the CPU will execute this exception after every instruction. Used to debug software.	
10	Line 1010 Emulator. CPU read pattern 1010 as an instruction. Provided to allow user to emulate his own instructions.	
11 sm Pro sont colit	Line 1111 Emulator. See Line 1010 Emulator.	
12-23	Unassigned, should be no occurrence.	
24	Spurious Interrupt. Bus error during interrupt processing.	
25-31	Autovector Interrupt. Even numbered vectors are used, others should have no occurrence.	
<b>32-63</b>	TRAP Instruction. CPU read instruction which forced exception processing.	
64-79	MFP interrupts.	
80-255	User interrupts.	

27

# 2.7 FUNCTIONAL BLOCK DIAGRAM



# SECTION THREE

# TESTING

# **3.1 OVERVIEW/TEST EQUIPMENT**

#### 3.1.1 OVERVIEW

This section pertains to the test equipment, diagnostic software, and test procedures used to verify correct operation and repair of the TT030® computer. The diagnostic cartridge should be used if possible. If the unit gives no display or RS-232 output when running the cartridge, see "Troubleshooting a Dead Unit" below.

Since the level of complexity in the TT030® system is high, it should not be expected that this document can cover all possible problems or pinpoint the causes; rather, the intent here is to give a systematic approach which a technician can use to narrow down a problem to its most likely source. Experience in troubleshooting computer systems is assumed. Knowledge of the 68030 processor is helpful.

Economics will be an important consideration; due to the low cost of the TT030® computer, little time can be justified in troubleshooting down to the component level when it may be cheaper to replace the functional subassembly. Many of the more expensive (and critical) components are socketed, making verification and replacement faster.
### **3.1.2 TEST EQUIPMENT**

The following equipment will be needed to test the TT030® computer:

- Atari TTC1434 VGA Monitor (or similar)
- Atari TTM195 Monochrome Monitor (or similar)
- High Density External Floppy Disk Drive
- ST® Port Test Fixture
- RS-232 Loop-Back Connector DB-9 (4)
- MIDI Loop-Back Cable
- TT030 Test Diagnostic Cartridge (ROM REV 1.4)
- Blank Double Sided 3 1/2-inch Diskettes (2)
- LAN Port Loopback Connector
- 2 Megabyte ST® RAM Daughter Board
- 4 Megabyte TT RAM Daughter Board
- 4 Port XYCOM VME Board
- Greenspring VME RAM Board
- SCSI Hard Drive

Optional (for troubleshooting):

RS-232 terminal (or STe® with VT52 emulator)

### **3.2 TEST CONFIGURATION**

With the power switch off, install the Diagnostic Cartridge with the label facing up.

### IMPORTANT--IF THE CARTRIDGE DOES NOT HAVE THE PLASTIC ENCLOSURE, BE SURE THE CARTRIDGE IS INSTALLED WITH THE CHIPS FACING DOWN).

Connect cables from the ST® port test fixture into the acsi interface port, parallel port, and joystick/mouse ports. The joystick cables should be plugged in so that, if the fixture ports were directly facing the computer ports, the cables would not be crossed. Plug the LAN loopback connector and MIDI loopback cables into their ports. Plug the color monitor into the monitor output (a monochrome can be used instead). Plug the SCSI Hard disk into the SCSI port.

Plug the 2 megabyte ST® RAM daughter board into the ST® RAM connector on the main board. Plug the 4 megabyte TT RAM daughter board into the TT RAM connector on the main board.

NOTE: THE RS-232 LOOPBACK CONNECTOR SHOULD NOT BE INSTALLED UNTIL AFTER THE MAIN MENU IS DISPLAYED.

Power on the unit. Some tests will be run automatically; in a few seconds the menu screen should appear. If the screen appears, skip down to "TT030® Diagnostic Cartridge", below. If the screen turns red with a ROM type failure check the ROM diagnostic section for details. If no screen appears, refer to the next section "Troubleshooting a Dead Unit".

### 3.3 TROUBLESHOOTING A DEAD UNIT

In the event that the system is correctly configured and powered on and no display appears, this is the procedure to use for determining the problem. This assumes elementary steps have been taken, such as checking the power LED to verify the unit is powered on and making sure the monitor is working. If the LED in the forward left corner is not illuminated, check the power supply voltages first. If voltages require adjusting, perform the adjustments. If the power supply is defective, replace the supply, then if the LED is still not illuminated, check to see if it is defective.

- 1. Connect a dumb terminal to the RS-232 port of the unit under test (U.U.T.). You can use an STe® running the VT52 terminal emulator program. Please see the owner's manual for setting up VT52. The cable should connect pin 3 (serial out) of the U.U.T to pin 2 (serial in) of the terminal, and vice versa. Connect pin 7 (ground) to pin 7. The terminal should be set up for 9600 bps, 8 bits of data, 1 stop bit, no parity (this is the default condition for the VT52 emulator).
- 2. Insert the Diagnostic Cartridge into the U.U.T., and power on the unit. If the Diagnostic Cartridge messages appear on the display of the terminal, use the diagnostic to troubleshoot the computer. If not, the computer will have to be disassembled to troubleshoot. Refer to "TT030® Diagnostic Cartridge" below for information on using the cartridge. If no activity is seen on the RS-232 port or display, continue with (3) below.

- 3. Disassemble the computer so that the printed circuit board is exposed (see Section 4, Disassembly). Power up the computer. Using an oscilloscope, verify the 32 MHz clock to the 68030 CPU (pin 6). Replace oscillator if necessary. Then check pin 74 (STATUS) of the 68030 CPU. It should be a TTL high. If so, go on to 4 below. If not, the CPU is halted. The reasons may be: (1) bad reset circuit, (2) double bus error, (3) bad CPU.
- 4. Check (1) by observing signal input of the HALT line. It should be tied high. Check (2) by observing (BERR) signal as the unit is powered on. It should be high always. If there are logic low pulses, some component is malfunctioning and the PAL at location U112 is generating the error. Verify the clocks and replace these components to verify them (if socketed).
- 5. If still failing, the CPU is unable to read ROM or there is a component which is not responding to a read or write by the CPU, probably the MFP 68901 or DMA Controller. There is no way to check for a bad 68030 other than by elimination of the other two possibilities, although a hot CPU (too hot to touch for more than a second) strongly indicates a bad CPU.
- 6. If the CPU is not halted, it should be reading instructions from ROM cartridge, if installed, and data and address lines will be toggling. (If not, replace CPU.) At this point, there is the possibility that both the video and RS-232 subsystems are failing. Verify the output of the MFP chip while powering on the unit with the cartridge installed. If data is being sent, trace it through the 1488 driver. Note that + and 12v. is required for RS-232. If all looks good, here may be something wrong with the connection to the terminal.
- 7. Also verify also the output of the TTVIDEO chip. If using a color monitor, check the R, G, and B outputs. Note that if DE is not going high, no picture will be possible. If using monochrome, check the input to the MFP, pin 32, XMONO. Note that if the CPU does not read a low on this signal on power-up, it will cause RGB output on the TTVIDEO chip.
- 8. If the TTVIDEO is outputting a signal, but the picture is unreadable, there is probably a problem with screen RAM. The cartridge should be used to diagnose this problem, with the RS-232 terminal as a display device.

### 3.4 TT030® DIAGNOSTIC CARTRIDGE

The TT030® Diagnostic Cartridge is used to detect and isolate component failures in the TT030® computers. This document refers to TT030 Diagnostic revision 1.4. Users of earlier versions should refer to the appropriate Troubleshooting Guide. This section gives a brief guide to use with a description of each test, error codes or pass/fail criteria, and recommendations on repair.

### **3.4.1 POWER-UP**

With the power switch off, install the Diagnostic Cartridge with the label facing up.

IMPORTANT--IF THE CARTRIDGE DOES NOT HAVE THE PLASTIC ENCLOSURE, BE SURE THE CARTRIDGE IS INSTALLED WITH THE CHIPS FACING DOWN).

Power on the unit. The diagnostic program performs several tests on power-up. The screen will appear scrambled for a few seconds and several messages will be displayed before the menu is printed. These messages are provided to help troubleshooting in case the system crashes during initialization without displaying an error code. The messages are "Hello World", "ST® RAM Size Checked", "Looking for VME RAM", "No VME RAM", "Looking for FPU", and "Checking Bus Error Handling". The screen will turn red (dark background in monochrome) if an error occurs in the initial testing, with a message indicating the failure.

The lowest 2 Kbytes of RAM is tested on power-up; if a location fails, the error will be printed to the RS-232 device. It is assumed that if RAM is failing, the screen may not be readable and program execution will fail because there is no stack or system variables. The program will continue to test RAM and print errors, but no screen will be displayed (the screen may turn red). Repair RAM.

TOS ROM wait states are tested at power up and during the ROM diagnostic. If the wait state test fails an error will be displayed and the screen will turn red. Three failures can occur at power up and during the ROM test. They are (1) the bit in MCU used to toggle wait states to zero could not be set, (2) the bit in MCU was set but the time to read the TOS ROM remained the same, and (3) the ROM failed the checksum before or after the wait states were changed. If any of these failures occur replace the MCU or TOS ROMs and power up the unit again.

If the keyboard fails, it will be inactivated. The user must connect a terminal to the RS-232 port. The diagnostic program looks for keystrokes from the RS-232 device. If the display is unreadable, the RS-232 terminal should be used. All messages are printed to the RS-232 port as well as the screen.

### **3.4.2 POWER-UP INITIALIZATION ERRORS**

INITIALIZATION (Errors occurring before the title and menu appear.)

I1 RAM data line is stuck.

- I2 RAM disturbance. Location is altered by write to another location.
- I3 RAM addressing. Wrong location is being addressed.
- I4 MMU error. No DSACK after RAM access.
- I5 RAM sizing error. Uppermost address fails.
- I6 Bus Error handling failed. Bus Error occurred (on purpose), but caused a crash (e.g. system was unable to read the vector from RAM).
- I7 Bus Error not detected. PAL U112 not asserting Bus Error or the signal is not reaching the 68030.
- T0 MFP timers failed.
- T1 Vertical sync timing failed.
- T2 Horizontal sync timing failed.
- T3 Display Enable Interrupt failed.
- T4 Memory Controller video address counter failed.
- T5 PSG Bus test. PSG chip is causing a bus error by staying on the data bus too long.
- T6 Floppy Disk Controller Bus test. FDC chip is causing a bus error by staying on the data bus too long.
- K0 Stuck key
- K1 Keyboard controller is not responding.
- K2 Keyboard controller reports error.

#### 3.4.3 TEST MENU

The normal screen will be dark blue with white letters. The test title and revision number are displayed at the top, with the amount of RAM and keyboard controller revision below, and a test menu below that. To select tests, the user types the keys corresponding to those tests, and then the RETURN key. After the operator selects a test, the program will not proceed until the key break is detected (when the operator releases the key).

### TT Field Service Diagnostic Test Rev. 1.4 © 1991, Atari Corp.

4M ST® RAM Keyboard revision 2 4M TT RAM TOS Version 3.1 USA

R RAM Test K Keyboard A Audio F Floppy Disk I SCSI Bus V VME O O.S. ROM M MIDI T Timing P Printer/Mouse/Joy Ports J SCC C Color S Serial Port D DMA Port H High Resolution L Real-Time Clock

Q Run Auto Mode Long (R,O,L,T,F,I,V,M,D,P,S,J) Z Run Unattended Internal tests (R,O,L,T,F,I,V)

E Examine/Modify memory B Set RS-232 rate ? Help

Enter Letter(s), and Return

The RAM size, keyboard revision, O.S. version, and country (or language) are shown. The 'Q' selection sequences through all the tests except for Audio, Keyboard, Color, and High resolution monitor. The 'Z' selection sequences through RAM, ROM, Real-Time Clock, Timing, Floppy, SCC, and VME. Selection 'E' enables the operator to examine or modify RAM or hardware registers. 'B' enables the operator to change the baud rate on the RS-232 port. Pressing the up arrow increases it, pressing the down arrow decreases it. Multiple tests can be run at one time by typing in the tests and number of passes to run. For example T M2 L3 V0 <ENTER> would result in the Timing test being run once, MIDI test twice, Real-Time Clock test three times, and VME indefinitely or until the <ESC> key is pressed.

After a test or series of tests completes, the pass/fail status and error report, if any, will be displayed. When the selected test(s) have passed the screen will turn green accompanied by a short beep. If the selected test(s) fails the screen will turn red accompanied by an audible tone which oscillates. This allows the user to perform other troubleshooting functions while the running diagnostics without having to look directly at the screen for an indication of a Pass or Fail status. Press the space bar to return to the menu.

If multiple tests are selected, the sequence can be halted before completion by pressing the ESC key. At the completion of the current test, the sequence will halt, with the options of either continuing or returning to the menu. In some cases there will be a considerable delay before the current test completes and the keystroke is detected.

### 3.4.4 SUMMARY OF TESTS

#### RAM TEST (R)

System RAM is tested in three stages: low 2 kbytes, middle (up to 64k), and from 64k to top. The test patterns used are: all 1s, all 0s, a counting pattern (data=low word of the address), reverse counting pattern (data=complement of address low word). The counting pattern is copied from the top and bottom of a 32 Kbyte buffer into the current 32 Kbytes of video RAM, then shifts video RAM to a new area, verifies the pattern, and repeats the test, until the top of RAM is reached. Finally, addressing at 64k boundaries is checked by writing unique pattern in last 256 bytes of each 64k block.

If an error occurs, the display turns red accompanied by an oscillating tone and the error code is displayed, followed by the address, data written, data read, and the bits which did not agree.

For example: " R2 45603E W:603E R:613C bad bits: 1,8".

The address as well as the bit position must be used to find the correct RAM chip. The following table gives a correspondence between the addresses and banks:

### ST® RAM ON MAIN PCB (FIRST MEGABYTE):

<u>Address</u>	Bud Briller	RAM Chip
0-0FFFFF	0-3	<b>U500</b>
reveale space bar to		<b>U501</b>
	8-11	U502
	12-15	<b>U503</b>
	16-19	<b>U504</b>
	20-23	U505
	24-27	U506
	28-31	U507

### ST® RAM ON MAIN PCB (SECOND MEGABYTE):

<u>Address</u>	Bad Bit(s)	RAM Chip
100000-1FFFFF	0-3	U508
	4-7	U509
	8-11	U510
	12-15	U511
	16-19	U512
	20-23	U513
	24-27	U514
	28-31	

or one somplayers tollowed by the address, data victum, that cost, and the reof did not agres

### 2/8 MEGABYTE ST® RAM EXPANSION BOARD:

LSB OF Address	Bad Bit(s)	RAM Chip		
0 or B	0-3	U17		
	4-7	U18		
	8-11	U19		
	12-15	U20		
2 or A	0-3	U10		
C. A. Chan, calculation for cach	4-7	U11		
	8-11	U14		
	12-15	U15		
4 or C	0-3	U5		
	4-7	U6		
	8-11	U7		
	12-15	U8		
6 or E	0-3	U1		
te red and an oscillating 1000	4-7	U2		
	8-11	U3		
	12-15	U4		

### 4/16 MEGABYTE TT® RAM EXPANSION BOARD

LSB OF Address	Bad Bit(s)	RAM Chip
0, 4, B, or C	0-7	U104
oler bands are displayed; reit	8-15	U105
2, 6, A, or E	0-7	U102
ette is a vertical strip across the	8-15	U103

### **RAM ERROR CODES**

Except where noted, repair by replacing the chip corresponding to the indicated bit(s).

R0 Error in low memory, possibly affecting program execution.

R1 Error in chip.

R2 Address error. Bad chip or memory controller. Address line not working.

R3 Address error at 64k boundary.

R4 Error during video RAM test. Bad chip.

### ROM TEST (O)

This test reads the configuration bytes of the operating system to determine the version and language/country. All bytes from operating system ROMs are then read and the checksums are calculated and displayed. A CRC is then calculated for each EPROM. The test also sets a bit in the MCU in order to change wait states on ROM reads from 1 to 0.

The test fails if the CRC calculated does not match the CRC located in the last location for each EPROM (e.g. Version 2, French), the wait state bit in MCU could not be changed, or the wait state bit was changed b the time to read the ROM remained the same. Incorrect CRCs are indicated by the display turning red and an oscillating tone followed by a message. Wait state failures are indicated by one of two messages. Either "Bit 7 does not change" or "Time between reads did not change". If an error is displayed, replace the corresponding ROM or MCU.

### COLOR TEST (C)

This test verifies the TTVIDEO chip. First, seven color bands are displayed: red, green, blue, cyan, magenta, yellow, and white. Each band consists of 8 levels of intensity. All 16 color palettes are represented, each palette is a vertical strip across the screen (strips should not be discernable, but each color should be a straight line across the screen). Because of the tight timing involved, keystroke interrupts will cause the display to jitter.

Second, a dark gray V shape will be displayed in the center of the screen. The background of the screen should be solid black.

Third, sixteen rows of sixteen color squares are displayed. Each row consists of 16 levels of intensity. All 256 color palettes are represented, each palette is a square on the screen.

The operator should see that there are no gaps or missing scan lines in the display. If lines are missing, check the four outputs on the TTVIDEO chip for that color, and verify the output. Too low a brightness setting on the monitor will cause the monitor not to distinguish between fine levels, making it appear there are only four levels being output.

The TTVIDEO chip has three color outputs. One for red (RED), green (GRN) and blue (BLU). Each of these outputs give 16 levels of intensity for each color, depending on which of the outputs are on.

This allows us to get 16 equal steps on the outputs. These signals then passes through a transistor amplifier, and from there to the video monitor connector.

#### SYMPTOMS AND FIXES:

- 1. Missing primary color. Check the output of the transistor amplifier. Q203 is blue, Q202 is green, Q201 is red. Look for a staircase pattern (sixteen levels of intensity). If the signal is there, trace forward to the video connector, if not, trace backward to the TTVIDEO chip, until the faulty component is found.
- 2. Primary colors present, secondaries missing or incorrect. Replace the TTVIDEO chip (U204).
- 3. Coarse change in intensity (not a smooth dark to light transition). Replace TTVIDEO chip (U204) or look for a short on the output of one of the three color outputs for the appropriate color.
- 4. Specks or lines on the screen. This can be caused by bad RAM; if RAM has been tested and is good, replace the TTVIDEO chip (U204).
- 5. Wavering display, horizontal lines not occurring in the same place every time. The probable causes for this type of failure are MCU (U206), TTVIDEO (U204), MFP (U303), or SCU (U805).

## NOTE: IF THE KEYBOARD IS NOT CONNECTED, THE INPUT TO THE 6850 WILL BE LOW, CAUSING CONTINUAL INTERRUPTS.

**40** 

### **KEYBOARD TEST (K)**

Two types of test are run. The keyboard self-test is done first, and if this passes, a screen is displayed representing the keyboard. The operator presses keys and observes that the corresponding character on the screen changes (reverses background color). The key will also be displayed in the lower half of the screen. The mouse buttons and four directions are also shown on the screen. Connect the mouse and move in any direction and the arrow will flicker. Any key clicks while the mouse is moving indicates a short.

NOTE: IT IS POSSIBLE, IF PRESSING KEYS VERY RAPIDLY, TO LEAVE THE REPRESENTATION OF THE KEY ON SCREEN IN A DEPRESSED STATE. THIS DOES NOT INDICATE A PROBLEM WITH THE HARDWARE.

The self-test checks communication between the CPU and the keyboard microcomputer, and checks RAM and ROM in the keyboard microcomputer, and scans the keyboard for stuck keys.

#### **KEYBOARD ERROR CODES**

- K0 Stuck key. A key closure was detected while the keyboard self test was executing.
- K1 Keyboard not responding. A command was sent to the keyboard processor and no status was returned within the allowed time. The keyboard needs to be replaced or the communication channel through the 6850 (U301) is not functional.
- K2 Keyboard status error. The self test command was sent to the keyboard, on completion of the test, the keyboard sent an error status. Replace the keyboard.

### MIDI TESTS (M) (REQUIRES MIDI LOOPBACK CABLE)

This test sends data out the MIDI port, (data loops back through the cable) and reads from the input and verifies the data is correct. This also tests the interrupt from the 6850 through the MFP chip. The LED in the loopback cable will blink as data is sent (not all cables have the LED).

#### **MIDI ERROR CODES**

- M0 Data not received. Trace the signal from the output of the 6850 (U300), through the drivers (U206), loopback cable, and receivers to the input of the 6850 (U300). Replace the defective component.
- M1 Write/Read data mismatch. The data written was not the same as the data read. Replace 6850 (U300).
- M2 Input frame error. Bad 6850 (U300) or bad driver (U206) or receiver causing noisy signal.
- M3 Input parity error. Bad 6850 (U300) or bad driver (U206) or receiver causing noisy signal.
- M4 Input data overrun. The 6850 received a byte before the previous byte was read. Probable bad 6850 (U300), also can be caused by the MFP (U303) not responding to the interrupt request.

### SERIAL PORT TEST (S) (REQUIRES RS-232 LOOPBACK CONNECTORS)

NOTE: DO NOT INSTALL THE RS-232 LOOPBACK CONNECTOR UNTIL AFTER THE MAIN MENU IS DISPLAYED.

First the RS-232 control lines are tested (which are tied together by the loopback connector), then the data loopback is tested. Data is checked transmitting/receiving using a polling method first, then using interrupts.

Data is transmitted at 300, 600, 1200...19200 bps. Data transmission is performed by the MFP (U303) and the 1488 and 1489 driver and receiver chips (U307, U308). Interrupts are a function of the MFP (U303). Control lines are output by the PSG chip (U302) and input on the MFP. Note that this test does not thoroughly test the drive capability of the port. If the test passes, but the unit fails in use, it is likely that the 1488 (U307) or 1489 (U308) chips are bad.

#### SERIAL PORT ERROR CODES

Data transmission error:

- S0 Data not received. Check signal path: MFP (U303) pin 9 to 1488 (U307) pin 5 to 1304 pin 3 to 1304 pin 2 to 1489 (U308) pin 1 to MFP (U303) pin 10.
- S1 Data mismatch. Data read was not what was sent. Check integrity of the signal. May be bad driver (U307), receiver (U308), or MFP (U303).
- S2 Input frame error. Incorrect time between start and stop bits. Probable MFP failure (U303).
- S3 Input parity error. Input data had incorrect parity. Probable MFP failure (U303).
- S4 Input data overrun. A byte was received before the CPU read the previous byte. MFP failure (U303) or, less likely, MCU (U206) failure.
- S5 No IRQ. CPU did not detect an interrupt by the MFP. MFP (U303) or MCU (U206) failure.
- S6 Transmit error. MFP (U303) transmitter failed.
- S7 Transmit error interrupt. An error condition was created intentionally to cause an interrupt, and the MFP did not respond.
- S8 Receive error interrupt. An error condition was created intentionally to cause an interrupt, and the MFP did not respond.
- S9 RI/DTR connection. Signal sent at DTR is not detected at RI.
- SA DCD/DTR connection. Signal sent at DTR is not detected at DCD.
- SB RTS/CTS connection. Signal sent at RTS is not detected at CTS.
- SC RS-232 input shorted to output. The input and outputs of the MFP serial port are shorted together.

### SCC TEST (J) (REQUIRES LOOPBACK CONNECTORS)

The SCC diagnostic tests the SCC chip for several functions. Internal loopback polled (asynch), break (test ext loopback), external loopback polled (asynch), modem control lines, and external loopback interrupt (asynch). Ports A, B, and D are tested in RS-232 mode, and the LAN at port A is also tested.

#### SCC ERROR CODES

### **PORT A ERRORS:**

SCC A internal loopback: Transmitter time-out Transmitter failed.

SCC A internal loopback: Receiver time-out	Receiver failed.
SCC A internal loopback: Overrun	A byte was received before the CPU read the previous byte.
SCC A internal loopback: Framing error	Incorrect time between start and stop bits.
SCC A internal loopback: Parity error	Input data had incorrect parity.
SCC A internal loopback: Data compare	Data read was not what was sent.
Port A has no loopback connector	The loopback connector is not installed on Port A.
LAN has no loopback connector	The loopback connector is not installed on the LAN Port.
LAN FRROR: DCD IS ACTIVE WITHOUT	T RTS ON

The Carrier detect signal is active without a request to send.

### LAN ERROR: RTS IS ACTIVE BUT DCD IS NOT RESPONDING

The request to send signal is on but no carrier is active.

Port A async mode: Transmitter time-out

Port A async mode: Receiver time-out

Port A async mode: Overrun

Port A async mode: Framing error

Port A async mode: Parity error

Port A async mode: Data compare

Port A modem control error: DTR-DCD

Port A modem control error: DTR-DSR

Port A modem control error: RTS-CTS

Transmitter failed.

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

Signal sent at DTR is not detected at DCD.

Signal sent at DTR is not detected at DSR.

Signal sent at RTS is not detected at CTS.

Port A modem control error: bad index--programming error

Information sent to program the SCC was incorrect.

### **PORT B ERRORS:**

SCC B internal loopback: Transmitter time-out Transmitter failed.

SCC B internal loopback: Receiver time-out

Receiver failed.

read the previous byte.

SCC B internal loopback: Overrun

SCC B internal loopback: Framing error

SCC B internal loopback: Parity error

SCC B internal loopback: Data compare

A byte was received before the CPU

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

Port B has no loopback connector

Port B async mode: Transmitter time-out

Port B async mode: Receiver time-out

Port B async mode: Overrun

Port B async mode: Framing error

Port B async mode: Parity error

Port B async mode: Data compare

Port B modem control error: DTR-DCD

Port B modem control error: DTR-DSR

Port B modem control error: RTS-CTS

The loopback connector is not installed on Port B.

Transmitter failed.

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

Signal sent at DTR is not detected at DCD.

Signal sent at DTR is not detected at DSR.

Signal sent at RTS is not detected at CTS.

#### **PORT D ERROR CODES:**

NOT ABLE TO CLEAR D PORT REGISTERS	An attempt to clear the port registers for port D failed.
Transmitter time out on D port	Transmitter failed.
Port D has no loopback connecter	The loopback connector is not installed on Port B.
RECEIVE STATUS ERROR ON D PORT	Receiver failed.
DATA COMPARE ERROR ON D PORT	Data read was not what was sent.
SCC INTERRUPT ERRORS:	
SCC interrupt error: Transmitter time-out	Transmitter failed.

SCC interrupt error: Receiver time-out

SCC interrupt error: Overrun

SCC interrupt error: Framing error

SCC interrupt error: Parity error

SCC interrupt error: Data compare

No Tx interrupt

No Rx interrupt

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

A transmit command was issued but no interrupt occurred.

A receive command was issued but no interrupt occurred.

3

AUDIO TEST (A)

This test requires the operator to subjectively decide if the test passes or fails.

#### **PSG SOUND**

A sound is output on each of the three sound generator channels. The 5/8 sound is a sweep from low to high frequency. Verify that the sound can be heard throughout the range with no drop in audio level.

### DMA SOUND

Connect an oscilloscope at the stereo output jacks. Set the oscilloscope to 1 ms/division and 5 volts/division. There are four parts to this test. After observing the signals in each part of the test, proceed to the next part of the test by pressing the space bar. In each case the output signal amplitude should go from 0 volts to maximum amplitude in steps. The four parts of this test are as follows:

- a. Mono 1 kHz. Both channels will output the same signal and it should approximate a sine wave of 5-6 volts in amplitude.
- b. Stereo 1 kHz/500 kHz. Verify that the right and left channels have the correct frequency. As one channel increases in amplitude, the other channel decreases. Maximum amplitude is 5-6 volts.
- c. Treble. A 12.5 kHz signal is output on both channels. Maximum amplitude is about 6 volts.
- d. Bass. a 50 kHz is output on both channels. Maximum amplitude is about 6 volts.

### TIMING TESTS (T)

These tests are run at power-up as well as being selectable from the menu. The MFP timers, the MCU timing for VSYNC and HSYNC, and video display counters are tested. The video display test redirects display memory throughout RAM and verifies that the correct addresses are generated. Odd patterns may flash on screen as this test is run. There are two tests which check the bus timing for the Floppy Disk Controller and PSG chips. An error message is printed to the screen, then the test is run. If the test passes, the message is erased. If not, a Bus Error will occur and the message will remain. If a terminal is connected to the RS-232 port, the message will not be erased, but "Pass" will be printed.

### TIMING TEST ERROR CODES

- T0 MFP timer error. One or more of the four timers in the MFP (U303) did not generate an interrupt on counting down .
- T1 Vertical Sync. MCU (U206) is not generating vertical sync in the required time period.

- T2 Horizontal Sync. MCU (U206) is not generating horizontal sync in the required time period.
- T3 Display Enable. MCU (U206) is not generating DE output or the MFP (U303) is not generating an interrupt.
- T4 Video Counter in Memory Controller. The MCU chip (U206) is not generating the correct addresses for the display. This will result in a broken-up display in some or all display modes.
- T5 PSG Bus Test. The PSG chip (U302) is defective.
- T6 1772 Bus Test. The Floppy Disk Controller chip (U409) is defective.

### DMA TESTS (D) (REQUIRES ST® DMA PORT TEST FIXTURE)

Four sectors (2048 bytes) of data are written to the RAM on the port test fixture via high spee IA, then read back and verified. This test is repeated many times for RAM addresses throughout the range of RAM.

### **DMA TEST ERROR CODES**

- D0 DMA time-out. No DMA occurred due to faulty DMA Controller (U408), MCU (U206), or the XHDINT interrupt was not processed by the MFP (U303). The failure can be isolated by seeing if the DMA Controller responds to HDRQ from the test fixture with ACK. Verify the MFP by seeing that the XHDINT input causes an INTR output from the MFP.
- D1 DMA count error. the number of bytes transferred was incorrect. The MCU chip (U206) or DMA Controller (U408) is bad.
- D2 Data data mismatch. The data received from the DMA port was not the same as the data sent. Replace the DMA Controller (U408). If the problem persists, check the data lines to the port for opens and shorts. A third possibility is that a defective Floppy Disk Controller (U409) is loading the bus.
- D3 DMA not responding. Replace the DMA Controller (U408).

### FLOPPY DISK TESTS (F)

In single test mode, a menu is displayed showing seven options:

- 1. Quick test. For each disk installed, formats, writes, and reads tracks 0, 1, and 79 of side 0. If double sided, formats and writes track 79 of side 1 and verifies that side 0 was not overwritten. If no disks are installed, checks to see what drives are on-line and if they are double or single sided. To assure that the drive are correctly tested, the operator should install (menu option 7) before calling the test. Once the test is run, the drives become installed, and will be displayed on the menu screen (below the RAM size).
- 2. Read Alignment Disk. Continuously reads a track, for checking alignment with an analog alignment diskette. The track to be read may be input by the operator. If "Return" is pressed without entering a number, the default is track 40.
- 3. Disk Interchange Test. Checks to see if diskettes from two disk drives each can be read by the other disk drive.
- 4. Disk Exerciser. A more thorough disk test; tests all sectors on the disk for an indefinite period of time.
- 5. copy protect tracks (80-82). Tests tracks 80-82, which are used by some software companies for copy protection). Not all manufacturers disk drives will write these tracks. NOTE: this test is for information only and should not be used to reject a mechanism.
- 6. Test Speed. The rotational speed of the drive is tested and displayed on the screen as the period of rotation. The acceptable range is 196-204 milliseconds. The highest and lowest values measured are displayed. The test stops when any key is pressed.
- 7. Install disk drives. Specify how many and what type of disks to test. Allows testing of 360K, 720K, and 1.44 MB drives.

One additional test which can be performed is testing the write protect detection. Slide the write protect tab to the protected position, and run test #1. You should see "F5 Write protected" displayed if the drive has been installed, or "Unable to write disk" displayed if the drive has not been installed.

If more than one test is selected from the main menu, the floppy menu will not appear, but the Quick Test will be selected automatically.

### FLOPPY TEST ERROR CODES

#### No floppies connected

The controller cannot read index pulses. The cable may be improperly connected, or the drive has no power, or the drive is faulty.

F0 Drive not selected. Drive was installed, but failed attempting restore (seek to track 0). Check connection of cables, power to drive. Verify the light on the front of the drive goes on. Listen for the sound of the head seeking (the slide on the diskette should open). If all this occurs, TR00 (pin 23 on the Floppy Disk Controller U409) should go low. If so, check for an interrupt on pin 28 of the Floppy Disk Controller. If none, replace the Floppy Disk Controller (U409). Else trace the interrupt to the MFP (U303), verify that the MFP responds by asserting INTR. If the drive is not being selected (no light), check the PSG chip (U302). Pin 20 should go low when drive A is selected, and pin 19 should go low when drive B is selected. If not, replace the PSG (U302).

Error Writing, Error Reading, Error Formatting

Displays a more specific error message along with one of the above message such as "Error Writing F9 CRC error".

- F4 Seek error. Verify that the STEP, MO, and DIRC outputs from the Floppy Disk Controller are sent to the drive. Probable failure in the Floppy Disk Controller (U409), but the drive is also suspect.
- F5 Write protected. Check the write protect tab on the diskette. If OK, verify that the WP input (Floppy Disk Controller U409 pin 25) is going low during the test; if it is, then the Floppy Disk Controller is defective; if not, the problem is with the disk drive.
- F6 Read compare error. Data read from the disk was not what was supposed to be written. Check in the following order: diskette, disk drive, Floppy Disk Controller (U409), and DMA Controller (U408).
- F7 DMA error. DMA Controller could not respond to a request for DMA. Replace the DMA Controller (U408). If error persists, check FDRQ while running the test. It should normally be low and go high with each data byte transferred. If stuck

high, push the reset button and verify that MR (Floppy Disk Controller U409 pin 13) goes low. If not, trace RESET to its source. If MR is OK, but FDRQ is still stuck, replace the Floppy Disk Controller (U409).

- F8 DMA count error. Replace the MCU (U206), if that does not fix it, replace the DMA Controller (U408).
- F9 CRC error. The diskette or disk drive may be bad, else replace the Floppy Disk Controller (U409).
- FA Record not found. The Floppy Disk Controller could not read a sector header. May be a bad diskette, drive or Floppy Disk Controller (U409). If the test fails drive A but not drive B, the Floppy Disk Controller is not at fault (likewise fails B not A).
- FB Lost data. Data was transferred to the Floppy Disk Controller faster than the Floppy Disk Controller could transfer to the DMA Controller. If DMA Port test passes, the Floppy Disk Controller is probably bad (U409). The DMA Controller (U408) could also be at fault.
- FC Side select error single sided drive. The test tried to write both sides of the diskette, but writing side 1 caused side 0 to be overwritten.
- FD Drive not ready. The format/write/read operation timed-out. Probably a bad disk drive. Verify by checking another drive. Could also be a faulty Floppy Disk Controller (U409).

### PRINTER AND JOYSTICK PORT TESTS (P) (REQUIRES ST® DMA PORT TEST FIXTURE)

The port test fixture is used to test the parallel printer port and joystick ports. The parallel port test writes to a latch on the test fixture and reads back data. The joystick port test outputs data on the parallel port, which is directed through the test fixture to the joystick ports. The keyboard reads the joystick data in response to commands from the CPU. The cables connecting the joystick ports to the test fixture must not be reversed, or the printer and joystick tests will fail.

### **PRINTER/JOYSTICK ERROR CODES**

- P0 Printer port error. Data read from the printer port was not what was written. Verify that the data lines on the PSG chip (U302 pins 6-13) are toggling when the test is run. If not, run the RS-232 test. If the RI-DTR and DCD-DTR errors occur, the chip is probably not being selected. Check if the chip selects are being activated and the 2MHz clock is present. If the PSG is selected and not outputting signals, replace it (U302). If the data lines toggle, verify continuity. Also verify that J11 (Joystick 0) pin 3 is pulled up. Verify the test fixture is good by testing another computer. If it is OK, replace the PSG (U302).
- P1 Busy input error. The input to the MFP is not being read, or the STROBE output from the PSG is not functioning, or Joystick 0 pin 3 is not connected. If the P0 error also occurs, see handling for that. Otherwise, look for a signal arriving at MFP (U303) pin 25 from J304 pin 11. If no signal at J5, the test fixture may be bad. Verify with another computer.
- J0 Joystick Port 0. The keyboard input is not functioning. If the Busy input error occurs, fix that first. Otherwise, replace the keyboard. If error persists, check continuity from J11 pins 1,2,3,4 to J12 pins 12,10,9,8 respectively.
- J1 Joystick Port 1. The keyboard input is not functioning. If the Busy input error occurs, fix that first. Otherwise, replace the keyboard. If error persists, check continuity from J11 pins 1,2,3,4 to J12 pins 7,5,4,3 respectively.
- J2 Joystick time-out. Joystick inputs were simulated by outputting data on the printer port and routing it via the test fixture to the joystick ports. Joystick inputs are detected by the keyboard and sent to the CPU via the 6850. This error can be caused by printer port failure (code P0), keyboard failure, keyboard-CPU communication line, or a faulty test fixture. If the power-up keyboard test passes, this eliminates any problem with keyboard-CPU communication.
- J3 Left button input. If P1 error occurs, fix that first. Otherwise replace the keyboard.
- J4 Right button input. If P1 error occurs, fix that first. Otherwise replace the keyboard.

#### **REAL-TIME CLOCK (L)**

The test saves the current time and date, and writes a new time, waits one second, and verifies that hours, minutes, seconds, etc. have all rolled over. This procedure is repeated for another date to verify all registers.

### VME CONNECTOR (V) (REQUIRES VME MEMORY AND SERIAL BOARDS)

This test is performed in two parts. The test is designed to check the bus connected to VME option cards, not the VME cards themselves. One part of the test requires that a XYCOM 4-port serial adapter be installed. The test is run and then the system is powered down and the board removed. The other part of the test requires that a Greenspring VME memory card be installed. The switches on the card must be set to 2-8 on. The system is then powered up and the VME test run again. Failures during this test are most likely to show up as bad address or data errors.

### SCSI TEST (I) (REQUIRES SCSI DRIVE)

This tests the hard disk interface by writing and reading one complete track of the hard disk. It is not intended to test the hard disk drive. It does test the computer DMA circuitry. The test has been found to be more effective than the DMA test for some types of failures. These failures normally show up as "Data Compare" errors.

The test program will save the data on the cylinder used for testing and restore the data when the test has completed. (Quit or Park Heads is selected).

The test will run until the operator presses the ESC key. There is no pass condition. A failure will normally show up within a few seconds if it is going to occur.

### SCSI TEST ERROR MESSAGES

ERROR - SCSI STATUS CODE -

An error has been detected in the SCSI drive. The status code is returned by the diagnostic.

### ERROR - CANNOT SELECT SCSI DISK-

The diagnostic cannot select the SCSI disk for operations.

ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES NO INTERRUPTS-

The SCSI DMA controller has reached zero count but has not generated an interrupt. The DMA controller or SCSI controller may be bad. Another possibility is that the MFP2 chip is bad.

### ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES DMAC IRQ-

Possible failure of DMA or SCSI chip.

ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES SCSI IRQ-

Possible failure of DMA or SCSI chip.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES BOTH SCSI AND . MAC INTERRUPTS-

DMA or SCSI chip have initiated another operation before the current DMA transfer was complete.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES DMAC INTERRUPT-

DMA chip or MFP2 could be failing generating an interrupt before the current operation is complete.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES SCSI INTERRUPT-

DMA chip or MFP2 could be failing generating an interrupt before the current operation is complete.

### ERROR DMA MODE -DMAC HAS NOT CLEARED COUNT ZERO-

DMA chip should be at zero count but is not.

### ERROR DMA MODE -5380 OR SCSI DISK IS NOT RESPONDING-

An attempt to poll the SCSI drive failed.

#### ERROR DMA MODE -BUS ERROR-

An attempt to access the bus by the DMA chip has failed.

### ERROR DMA MODE -READ AND WRITE BUFFERS DO NOT COMPARE-

The data written in DMA mode to the SCSI drive buffers does not compare with the data read.

### ERROR PRG MODE - READ AND WRITE BUFFERS DO NOT COMPARE-

The data written in DMA mode to the SCSI drive buffers does not compare with the data read.

- ? AM disturbance. Location is altered by write to another location
  - NAM addressing, Wrong location is burg addressed
    - MML error: No DS CDE after KAM acces
    - RAM sizing aron. Unpermost address (ails.
- Bus Error handling failed. Bus Error eccurred (on purpose), but caused a cresh (e.g. system ves unable to road the vector from RAM).
- (7) Bus Error not detected. MCU not assorting Bus Firm or the signal is not reaching the 88030

#### undi ata ita succe aadi ata ita ku

#### El-Es not used

- 36 Autovector error. IPLU is grounded or 68030 is bad.
- E7 Spurious interrupt. Bus error during exception processing. Device interrupted, but did not provide interrupt vector.
  - 38 Unternal Exception (generated by 68039).
    - 69 Sad Jaseruchon Feich
- EA Address error. Fried to read an it struction from an odd adotess or read or wate word or loog word at an odd address. Usually this error is preceded by a bus error or bad instruction fetch.

### **3.5 ERROR CODES QUICK REFERENCE**

This is a brief summary of all error code which may occur when running the diagnostic.

# INITIALIZATION (ERRORS OCCURRING BEFORE THE TITLE AND MENU APPEAR.)

- I1 RAM data line is stuck.
- I2 RAM disturbance. Location is altered by write to another location.
- I3 RAM addressing. Wrong location is being addressed.
- I4 MMU error. No DSACK after RAM access.
- I5 RAM sizing error. Uppermost address fails.
- I6 Bus Error handling failed. Bus Error occurred (on purpose), but caused a crash (e.g. system was unable to read the vector from RAM).
- I7 Bus Error not detected. MCU not asserting Bus Error or the signal is not reaching the 68030.

### EXCEPTIONS (MAY OCCUR AT ANY TIME)

- E1-E5 not used
- E6 Autovector error. IPL0 is grounded or 68030 is bad.
- E7 Spurious interrupt. Bus error during exception processing. Device interrupted, but did not provide interrupt vector.
- E8 Internal Exception (generated by 68030).
- E9 Bad Instruction Fetch.
- EA Address error. Tried to read an instruction from an odd address or read or write word or long word at an odd address. Usually this error is preceded by a bus error or bad instruction fetch.

EB Bus error. Generated internally by the 68030 or externally by MCU. Usually caused by device not responding. Displays the address of the device being accessed.

### RAM

- R0 Error in low memory, possibly affecting program execution.
- R1 Error in RAM chip.
- R2 Address error. Bad RAM chip or memory controller. Address line not working.
- R3 Address error at 64k boundary.
- R4 Error during video RAM test. Bad RAM chip.

### **KEYBOARD**

- K0 Stuck key
- K1 Keyboard controller is not responding.
- K2 Keyboard controller reports error.

#### MIDI

- M0 Data not received.
- M1 Data received is not what was sent.
- M2 Data input framing error.

M3 Parity error.

M4 Data overrun. Byte was not read from the 6850 before next byte arrived.

### **RS-232**

Data not received. **S0** 

- Data received is not what was sent. **S1**
- S2 Data input framing error.
- **S**3 Parity error.
- Data overrun. Byte was not read from the MFP before the next byte arrived. **S4**
- IRQ. The MFP is not generating interrupts for transmit or receive. **S**5
- Transmitter error MFP. **S6**
- No interrupt from transmit error (MFP). **S7**
- **S8** No interrupt from receive error (MFP).
- DTR RI. These signals are connected by the loopback connector. Changing DTR **S9** does not cause change in RI.
- DTR DCD. Same as S9 for these signals. SA
- RTS CTS. Same as S9 for these signals. SB
- RS-232 input shorted to output. The input and outputs of the MFP serial port are SC shorted together.

### SCC

#### **PORT A ERRORS:**

SCC A internal loopback: Transmitter time-out Transmitter failed.

SCC A internal loopback: Receiver time-out A byte was received before the CPU SCC A internal loopback: Overrun read the previous byte. Incorrect time between start and stop SCC A internal loopback: Framing error bits.

Receiver failed.

)

SCC A internal loopback: Parity error

SCC A internal loopback: Data compare

Port A has no loopback connector

LAN has no loopback connector

Input data had incorrect parity.

Data read was not what was sent.

The loopback connector is not installed on Port A.

The loopback connector is not installed on the LAN Port.

LAN ERROR: DCD IS ACTIVE WITHOUT RTS ON

The Carrier detect signal is active without a request to send.

### LAN ERROR: RTS IS ACTIVE BUT DCD IS NOT RESPONDING

The request to send signal is on but no carrier is active.

Port A async mode: Transmitter time-out

Port A async mode: Receiver time-out

Port A async mode: Overrun

Port A async mode: Framing error

Port A async mode: Parity error

Port A async mode: Data compare

Port A modem control error: DTR-DCD

Port A modem control error: DTR-DSR

Port A modem control error: RTS-CTS

Transmitter failed.

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

Signal sent at DTR is not detected at DCD.

Signal sent at DTR is not detected at DSR.

Signal sent at RTS is not detected at CTS.

#### **PORT B ERRORS:**

SCC B internal loopback: Transmitter time-out Transmitter failed.

SCC B internal loopback: Receiver time-out

SCC B internal loopback: Overrun

SCC B internal loopback: Framing error

SCC B internal loopback: Parity error SCC B internal loopback: Data compare Port B has no loopback connector

Port B async mode: Transmitter time-out Port B async mode: Receiver time-out Port B async mode: Overrun

Port B async mode: Framing error

Port B async mode: Parity error Port B async mode: Data compare Port B modem control error: DTR-DCD

Port B modem control error: DTR-DSR

Port B modem control error: RTS-CTS

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

The loopback connector is not installed on Port B.

Transmitter failed.

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

Signal sent at DTR is not detected at DCD.

Signal sent at DTR is not detected at DSR.

Signal sent at RTS is not detected at CTS.

#### **PORT D ERROR CODES:**

NOT ABLE TO CLEAR D PORT REGISTERS An

Transmitter time out on D port

Port D has no loopback connecter

RECEIVE STATUS ERROR ON D PORT

DATA COMPARE ERROR ON D PORT

### SCC INTERRUPT ERRORS:

SCC interrupt error: Transmitter time-out

SCC interrupt error: Receiver time-out

SCC interrupt error: Overrun

SCC interrupt error: Framing error

SCC interrupt error: Parity error SCC interrupt error: Data compare No Tx interrupt

No Rx interrupt

An attempt to clear the port registers for port D failed.

Transmitter failed.

The loopback connector is not installed on Port B.

Receiver failed.

Data read was not what was sent.

Transmitter failed.

Receiver failed.

A byte was received before the CPU read the previous byte.

Incorrect time between start and stop bits.

Input data had incorrect parity.

Data read was not what was sent.

A transmit command was issued but no interrupt occurred.

A receive command was issued but no interrupt occurred.

### DMA

- D0 Time-out. DMA did not take place, or interrupt not detected.
- D1 DMA count error. Not all bytes arrived. Possible MCU error.
- D3 DMA Controller not responding.

### TIMING

T0 MFP timers failed.

T1 Vertical sync timing failed.

- T2 Horizontal sync timing failed.
- T3 Display Enable Interrupt failed.
- T4 Memory Controller video address counter failed.
- T5 PSG Bus test. PSG chip is causing a bus error by staying on the data bus too long.
- T6 Floppy Disk Controller Bus test. Floppy Disk Controller chip is causing a bus error by staying on the data bus too long.

### PRINTER AND JOYSTICK PORTS

- P0 Printer port error.
- P1 Busy (printer port input) failed.
- J0 Joystick port 0 failed.
- [1] Joystick port 1 failed.
- J2 Joystick (keyboard controller) timed-out.
- J3 Left button line failed.
- J4 Right button line failed.

iyo na hu xh aivi

5. No. . .

8 Enteronic OMA clid not fake place.commerceptmol detected

DMA Controller to incredibility

### **FLOPPY DISK DRIVE**

FO	Drive o	off-line.	Not	responding	to	restore	(see	k track	0)	•
----	---------	-----------	-----	------------	----	---------	------	---------	----	---

Former F1, F2, and F3 write and read errors are deleted. The message now will say "error writing", error reading, or error formatting and display the specific error found.)

F4	Seek error.

- F5 Write protected.
- F6 Data compare. (Data read not equal to data written.)
- F7 DMA error.
- F8 DMA count error (Memory Controller counter.)
- F9 CRC error.
- FA Record not found.
- FB Lost data.
- FC Side select error.
- FD Drive not ready. Timed-out performing the command.

#### SCSI

ERROR - SCSI STATUS CODE -

An error has been detected in the SCSI drive. The status code is returned by the diagnostic.

ERROR - CANNOT SELECT SCSI DISK-

The diagnostic cannot select the SCSI disk for operations.

### ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES NO INTERRUPTS-

The SCSI DMA controller has reached zero count but has not generated an interrupt. The DMA controller or SCSI controller may be bad. Another possibility is that the MFP2 chip is bad.

ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES DMAC IRQ-

Possible failure of DMA or SCSI chip.

ERROR DMA MODE -DMAC HAS ZERO COUNT-MFP2 SEES SCSI IRQ-

Possible failure of DMA or SCSI chip.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES BOTH SCSI AND DMAC INTERRUPTS-

DMA or SCSI chip have initiated another operation before the current DMA transfer was complete.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES DMAC INTERRUPT-

DMA chip or MFP2 could be failing generating an interrupt before the current operation is complete.

ERROR DMA MODE -DMAC HAS NOT COUNTED TO ZERO-MFP2 SEES SCSI INTERRUPT-

> DMA chip or MFP2 could be failing generating an interrupt before the current operation is complete.

### ERROR DMA MODE -DMAC HAS NOT CLEARED COUNT ZERO-

DMA chip should be at zero count but is not.
ERROR DMA MODE -5380 OR SCSI DISK IS NOT RESPONDING-

An attempt to poll the SCSI drive failed.

### ERROR DMA MODE -BUS ERROR-

An attempt to access the bus by the DMA chip has failed.

## ERROR DMA MODE -READ AND WRITE BUFFERS DO NOT COMPARE-

The data written in DMA mode to the SCSI drive buffers does not compare with the data read.

## ERROR PRG MODE -READ AND WRITE BUFFERS DO NOT COMPARE-

The data written in DMA mode to the SCSI drive buffers does not compare with the data read.

### REAL-TIME CLOCK

C0 no real-time clock

- C1 increment error
  - While holding the computer's top cover and base together and holding the accessory cover in place two the wait book over and set it on the bottom.
  - 6. Left up the front of the accessory cover and remove is from the computent it a bard disk is present, set the hard disk on its side on the top cover. Discontect the power and interface only is from the hard disk. Set the accessory cover raide.
  - Lift off the upp cover and set it on its back believed the boltom cape. Be sure to take care with the cables anacted to the floppy disc drive and the power LED cable.
    - Disconnect Methods interface, and LED orbits from the doppy Mixed

Set the tap cover as de.

## **SECTION FOUR**

## DISASSEMBLY/ASSEMBLY

### 4.1 TT030® DISASSEMBLY

Use the following procedure to disassemble the TT030®.

Refer to Assembly Drawing, Section 6.

#### **TOP COVER REMOVAL:**

- 1. Turn off your computer and disconnect all cables from the sides and back of the unit (for example keyboard, power cord, external disk drive, and so on.).
- 2. Turn your computer over and place it on its top.
- 3. Remove the ten (10) screws located in the square holes on the bottom cover.
- 4. With a slotted screwdriver loosen the retaining screw holding the accessory cover in place.
- 5. While holding the computer's top cover and base together and holding the accessory cover in place turn the unit back over and set it on the bottom.
- 6. Lift up the front of the accessory cover and remove it from the computer. If a hard disk is present, set the hard disk on its side on the top cover. Disconnect the power and interface cables from the hard disk. Set the accessory cover aside.
- 7. Lift off the top cover and set it on its back behind the bottom case. Be sure to take care with the cables attached to the floppy disk drive and the power LED cable.
- 8. Disconnect the power, interface, and LED cables from the floppy drive.
- 9. Set the top cover aside.

)

### FLOPPY DISK REMOVAL:

- 1. Remove the top cover.
- 2. Remove the 4 screws holding the floppy drive to the top cover.
- 3. Remove the 4 screws holding the floppy disk to the mounting plate.

#### HARD DISK REMOVAL:

- 1. Turn off your computer and disconnect all cables from the sides and back of the unit (for example keyboard, power cord, external disk drive, and so on.).
- 2. Turn your computer over and place it on its top.
- 3. With a slotted screwdriver loosen the retaining screw holding the accessory cover in place.
- 4. While holding the computer's top cover and base together and holding the accessory cover in place turn the unit back over and set it on the bottom.
- 5. Lift up the front of the accessory cover and set the hard disk on its side on the top cover. Disconnect the power and interface cables from the hard disk. Set the accessory cover aside.

### **POWER SUPPLY REMOVAL:**

- 1. Remove the top cover.
- 2. Disconnect the power supply cables from the floppy disk drive and the hard disk drive if the hard disk is present.
- 3. Remove the two (2) screws holding the power supply in place and set them aside.
- 4. Remove the power supply and set it aside.

### HARD DISK INTERFACE CABLE REMOVAL:

- 1. Locate the hard disk controller interface connector on the main PCB.
- 2. Disconnect the hard disk cable from the hard disk interface connector on the main PCB.

#### MAIN PCB REMOVAL:

- 1. Remove the top cover and set it aside.
- 2. Remove the three (3) screws from the main PCB and set them aside.
- 3. Remove the power supply and set it aside.
- 4. Remove the two (2) screws holding in any VME or serial connectors that are plugged into the VME slot and set them aside. Unplug the cable from the port serial board attached to the main printed circuit board.
- 5. Remove the board from the VME slot. Remove the reset button cap from the plunger on the reset switch.
- 6. Remove the main PCB.

### 4.2 TT030® RE-ASSEMBLY

#### MAIN PCB:

- 1. Replace the main PCB.
- 2. Replace the board from the VME slot. Replace the reset button cap from the plunger on the reset switch.
- 3. Replace the two (2) screws holding in any VME or serial connectors that were plugged into the VME slot. Plug the cable from the serial board back into the main printed circuit board.
- 4. Replace the three (3) screws from the main PCB.

### **POWER SUPPLY:**

1. Replace the power supply.

CIU UMAN

- 2. Replace the two (2) screws holding the power supply in place.
- 3. Reconnect the power supply cables from the floppy disk drive and the hard disk drive if the hard disk is present.

#### HARD DISK INTERFACE CABLE

- 1. Install the hard disk interface cable by lining up the hard disk controller connector on the main PCB with the main PCB connector on the hard disk interface cable.
- 2. Gently push the hard disk interface cable partially onto the hard disk controller connector on the main PCB. Make sure the connector pins of the main PCB connector are lined up with the socket connector on the hard disk interface cable. Now push firmly down on the hard disk interface cable until the connectors are fully engaged.

#### **FLOPPY DISK:**

- 1. Replace the 4 screws holding the floppy disk to the mounting plate.
- 2. Replace the 4 screws holding the floppy drive to the top cover.

### TOP COVER:

- 1. Set the top cover behind the base.
- 2 Reconnect the power, interface, and LED cables from the floppy drive.
- 3. Lift the top cover and set it back on the bottom case. Be sure to take care with the cables attached to the floppy disk drive, hard disk drive, and the power LED cable.
- 4. Install the back of the accessory cover to the accessory cover opening. Make sure the tabs on the back of the accessory cover line up with the slots in the accessory cover opening.
- 5. While holding the computer's top cover and base together and holding the accessory cover in place turn the unit over and set it on its top.
- 6. Replace the ten (10) screws located in the square holes on the bottom cover.
- 7. With a slotted screwdriver tighten the retaining screw holding the accessory cover in place.

#### HARD DISK:

- 1. Lift up the front of the accessory cover and set the hard disk on its side on the top cover. Reconnect the power and interface cables from the hard disk.
- 2. Place the accessory cover back into the top cover. While holding the computer's top cover and base together and holding the accessory cover in place turn the unit back over and set it on the bottom.
- 3. With a slotted screwdriver loosen the retaining screw holding the accessory cover in place.
- 4. Turn your computer over and place it on its top.

## **SECTION FIVE**

## SYMPTOM CHECKLIST

This section gives a brief summary of common problems and their most probable causes. For more detail, refer to the section on troubleshooting in this document, or the Diagnostic Cartridge Troubleshooting Guide.

## **DISPLAY PROBLEMS:**

#### **SYMPTOM**

Black screen

White screen

Dots/bars on screen

One color missing

### PROBABLE CAUSE

No power (check power supply), bad MCU chip, bad TTVIDEO. See TESTING section, "Troubleshooting a Dead Unit".

TTVIDEO, MCU, DMA Controller, 68030. Use diagnostic cartridge with terminal connected via RS-232 port.

RAM, MCU chip, TTVIDEO. Use diagnostic cartridge.

Check signals at video connector pins 3, 6, and 10. Check video cable, TTVIDEO. Check signals with oscilloscope.

Monochrome Monitor Fails to Sync but Color Monitor Does

Verify monochrome monitor detect bit is not open when monochrome monitor is connected. Check connection at monitor connector, check MFP XMONO pin, replace MFP.

MCU chip. Use diagnostic cartridge.

Scrambled screen

#### **DISK DRIVE PROBLEMS**

#### **SYMPTOM**

Disk won't boot

Disk won't format

System crash after loading files

#### **PROBABLE CAUSE**

Power supply, Floppy disk controller, DMA Controller, PSG chip, disk drive. See if select light goes on, if not, check PSG outputs. Listen for motor spinning. If not, check power supply. Swap disk drive or try external drive. If not working, check DMA Controller, Floppy disk controller with diagnostic cart.

Floppy disk controller, DMA Controller, disk drive.

Diskette, disk drive, Floppy disk controller, DMA, or MCU. Swap diskette, retry. Use diagnostic cartridge to check Floppy disk controller, DMA Controller, MCU, replace disk drive.

#### **KEYBOARD PROBLEMS:**

Bad keyboard, 6850, MFP.

#### **MIDI PROBLEMS:**

Bad opto-isolator chip, 6850, inverter.

### **RS-232 PROBLEMS:**

Bad MFP, receiver, driver, or PSG chip, power supply.

### **PRINTER PORT PROBLEMS :**

Bad PSG, MFP chips.

## HARD DISK PORT PROBLEMS:

Bad DMA Controller, MCU, Floppy disk controller loading the bus), or bad SCSI controller

## SECTION SIX

## **DIAGNOSTIC FLOWCHARTS**



75

..

### No Error on Diagnostic



76

.



)



## **SECTION SEVEN**

# PARTS LIST AND ASSEMBLY DRAWINGS



考究

0476 : 07-16-51 FAGE : 1 0F 2 RELEASE DATE AFPROVED BY : / 02/16/91 07/11/91 07/16/91 CHECKED BY : SCOTT RARKOUT ۱ ................ . , |• 001 002 A B C പന്ന വ REV ECO NO A B 1324 C 1342 I i \_ ASSY NO.: CA401059-XXX ASSY TT RAN 4/16 MB PREPARED BY : HELEN OFTODLE 0.0.0 ................ RE ļ പ **CESCRIPTION** 4 MB 13 MB NEXT NO.: CHSH NO. -----601 602

	0JE							1324									1324						
ELL OF MATERIAL	REV NO: C		U101	RP161.102	i102-105	U102-155	U102-165	R101	C161-163	300 FCO	C105-:08	W101-105	1101	E102-105		K101-14105	R102			END			
	ECO: 1342 RE	601 002 	EA 1 1	E4 2 2	01 E4 4	OIP EA ALT	EA 4	EA 1 1	E4 3 3	5	EA 4 4	EA 6 6		EA 4 4	EA 1 1	EA & S	EA 1 1	REF	REF				
	CK DEPOLASSY IT RAM 4716 MS Rev depolation		IC COST MAN 84P STAILS	RES NET (30HM 15P 01P	ASSY MEM BD 11XX1 N18 100NSEC 50J	ASSY MEN BO 11/X1 NIB 1004/SEC DIP EA 1	SINN AWX8 DRAM 106WS NIB	RES CF 47 5% 1/4 W	CAP CER AX .IUF 25U 50V	CAP EL RAD 100UF 14V	CAP CER AX .220F 25U 50V	CONN HEADER SIP 1x2	COPRI EURO 562 MALE	CORN SIMM 30 PIN	FAB PCB 4/16 MEG TT RAM	JUTPER	RES 820 3% 1/44	ASSY DWG TT RAM 4/16 MB	SCHEPATICS IT RAY 4/16 MB		•		
19771020 ET20	1658-X) EEB		i C302269-001 A	2 C161036-650 A	3 CA400155-003 A	ALT C4200450-003 A	4 6302250-001	5 14-5470/A	5 C393519-104 A	7 C101235-101 A	8 C398819-224 A	9 CIC0307-001 C	10 C398093-001 A	11 C398053-001 A	12 C302190-001 A	13 C302249-D01	14 14-5821/A	15 CA401053-001	:6 C302230-001				

-

961 6435 6477 2013/09			454 EL : TJA 3/22/91
PEV ECO NO NESCRIPTION Production A production release 3/13/51			CAELER 21 : FARMEN MAN MAN
. د	CSSR110. UCSSR171.00 01 4.118 002 1.6.118	C30229-001 INSTALLATION NAVIML C30229-001 INSTALLATION NAVIML C30229-001 SCHEMATIC DIAGRAM	$\frac{1}{10000000000000000000000000000000000$

•

^

.

-

~

(ATE : 341343) Fruit : 0 07 1



Kin198-91 0ATE : 07-15-51 FASE : 1 05 2 AGLEARE (ATE **XCRI** APPROVED BY : U 07/16/21 07-01-51 07-01-51 ł . CHECKED BY : SCOTT PARROUS A A A A E 1330 E E C C C 1341.1341/A C C 601 002 sev eco X0 PREPARED BY : HELEN 0'TOOLE 0.0.0 ASSY NOLLE CARCINESS-XXX ASSY ST KAY 2/8 HE NEXT NO. : REV ں ں DESCRIPTICN 2 MB 6 MB CASH NO. ..... 001 002

: :::::::::::::::::::::::::::::::::::::				
75155154 g0 1712		0:-5.16.11.014 1:-5.16.11.014 1:-2.15.15 0:2 FF1-3 FF1-3 C1.2.11-12.51 0:1.42 0:.42		
	ECC: 1341 TE: NO: C (1* 601 002 === === === === ===	明郎時時時時時時時時時時時 2. 今日3~2.000~0 2.0~3~2.000~0		
1011 1111 1111 1111	CHIE UV15/11 ASST NO: CA401059-XXX DE30: ASST ST RAY 2/2 MS ITSY RAST-NUMEER REU DESCRIFTION	1 C101722-0132   A   1C 0544' 3554' 1004/55C 20P 50J     2 C202222-001   A   1C 0724' 1754 1004/55C 23F 56J     3 C101512-244   A   1C 74AL2244 20P 01P     4 C2015122-244   A   1C 74AL2244 20P 01P     5 C101052-886   A   A   1C 444' 1004/55C 23F 56J     5 C101065-886   A   A   A     6 C253819-104   A   CAP EER AX, 1UF 20U 50V   A     7 C353819-104   A   CAP EER AX, 100UF 16U   B     7 C353819-104   A   CAP EER AX, 100UF 16U   B     7 C392919-004   A   CAP EL AX 100UF 16U   B     7 C392919-004   A   CAP EL AX 100UF 16U   B   B     7 C392919-004   A   CAP EL AX 100UF 16U   B   B   C43   B   B   C43   B		

. I . .

•

---

16/12/2 M1 : 13M 3/22/91 CATE : 3/12/91 PAGE : 0 0F 1 RELEASE DATE 3/13/91 ................. ''! ? 5 KEV ECO NO DESCRIPTION A PRODUCTION RELEASE CHECKER SY ASST RD.: CA401088-XXX ASSY SHIPPING ST RAN • C302229-001 INSTALLATION MANUAL C302231-001 SCHEMATIC DIAGRAM F7 : 12 139443345 иеат ио.: DESCRIPTION 2 MB 8 MB ł GASH NO. 001 002

~

` -



\_)

164-6 129 EGO XX. TELENTIK 1 3008 PRELIMINAKI RELENSE 1 3008 PRELIMINAKI RELENSE 1 3132 8 1323 13.0471 ľ Vala 21:21:- 1:1--State New York State New Activity 11050 30 HER YOUNG TRANSFORMED FOR HERY 22442 TT656 • NO ET EL ESTEC LK FRA GER GER HETH-LK NETH-FRA SPA SAISS-GER MEXICO Sud Suf USA Ean CHSH NO. ..... 001 004 006 008 008 008 010 011 011 012 012



•.

.

.

)



-

ب :

7

<u>؛</u>•.

..!

4

NULTON IN TRAINING AT THE

		2011 1 2012	5 110	36.68	9 5003	BUUS C	אוזיג אוזיג ה	0000 0	2002 0	6000 0	2000 2000	2002	העום הווים	00000			0000 0
47.13 11																	
															-		-
	•••	••															
			-	_					_								
							-										-
			-														
	••• जन्म • •		*4[14	合冠後		*;16* v		*Fjf*		*ALT*		±Jl≎ŧ o		₹TJĘ¥ 9		P #ALT#	1
7. N		21		್ಷದಿ ಎಂದರೆ. ಕ್ರಿಮಿಸಲ್ ನಿನ್	L	ela:K	Ē	155 Nichill 321	E	BLANK 32		5 BLAWK 32P		S BLANK 32P		BLAXK	E
	9092 Put .	000		11000 FFH	7-030 GER	14:1	T030 ITA	1K+1 200VS	T030 SPA	1M#1 200NS	1030 546	114±1 200HS	11030 Sub	1H*1 2004S	T030	1N*1 200NS	PCB TT030 32442
1811 - 112 - 114 112 - 112 - 114 112 - 112 - 114	- 13 91.	1 1007 101 001		n nas ne cui	T05 F01 ASS4 70F 20T	IC EPROM 14-1	TOS FOM ASSY 11030	IC EFROM IM#1	T US ROM ASSY T	IC EPROM 1M#1	FO:	IC EPROM 1M#1	TOS RCM ASSY 7	IC EFRON IM#1	RCH	IC EPRON 1N*1	ASSY SUB PCB
	1	E E	ì		P		01		Ūτ		105		10		105		₿.
- 20 - Colorado - Formalia La colorado - La de Fallo	100-1000000000000000000000000000000000	201-555-602	100-0-1001	: 18086020-001 C396070-001	24400336-005	100-0208623	5 6440836-005	0358070-001	6 CA400836-009	C358070-001	7 CA400836-010	C398070-001	8 CA400836-012	C398070-001	CA400826-020	C378070-001	10 CA400961-001

-

•

ŧ

;

.

* 4	**************************************		(\.TE : 34-64-?; PAGE : 6 0F 3
#53Y NO.: CA409415-1XX MAIN ASSY TT030/2 U/O HOD & VME CARD			
NEXT NO.: CA400443-1XX SHP5 ASSY TTP30/2 U/O HOD & CME CARD	0		RELEASE DATE
DASH NO. DESCRIPTION	1 2073 PRELINIMARY R 3 3004 CHANGE CAARLE	PRELIMINARY RELEASE EY ATHC BUG'G FOR ATHC USE CNLY THANGIC TAARIE ASSY, PICB ASSN AND PSU PAN, CHANGE STRAP NALCH OTY	10-23-90 10-30-90
		NANCE FSU PHINCHE FROM CON1379-501 TO CO2074-001 VANCE FSU PHINCHE FROM CO01379-501 TO CO2074-001	11-21-90 12-05-90
102 CAN 103 UK		REVISED FER ECO'S 1229.1225.1214.1194	04-04-91
105 GEEN44M			
106 ITALY			
107 NETR/UK 108 NETR/ERA			
111 NEXICO			
120 SUISS/FRA			

1al 0.0.0 PREPARED BY : HUL

 $\left\{ \right\}$ N.E CHECKED BY :

APPROVED BY :

	TY ECO		4 2877 4 2920	4 3004	4 2877	4 2877	4 272U	0 2877 4 2077	4 2877	4 3004	0 2922	4 2967	4 2967	4 2877	4 2877	6792 0	4 2920	4 2877	4 3019	4 2877	4 2877	4 2877	4 2877	4 2877	4 2877	4 1214	4 1214	4 2877	4 1214	P121 P	P121 P	4 1214	4 1194		
	Ł			BOAR			ÉL BUHK									ł		1	-002																
	2			FIX RAM BOAR			ply kan bunk D//ME Payel																												
	renark	11		Ê ,	2	i	ΞS												-HA																
(14																	٠																		
LOCATION		l																																	
		8																																	
ON)		1																																	
		1																																	
MATERIAL		1																																	
IAN		1																																	
Ы			- 10	49	-	4	4	_	σ			_	-				• •	~~~	<b>e</b> c				-									-			
н		101 102 103 104 105 106 107 108 109 110 111 112 114 120	0 S	-0	1	4	14 1		- P		- 7	-	-	- •			• •	2	AR A					-									ŝ		
BILL	٩	112	<b>ء</b> د	9	1	4	14	-	<b>.</b>			-	-				• •	- C1	AR						-							8			
	rev no: A	ΞΙ	= "	9	-	4	14	1	4.				_						AR													-			
	REL	3	1 2 5	9	-	4	14	_					_	_	_				æ			~													
	229	<u>109</u>	1 5 %	~			14	_	-				-	_				0 N	AR											-					
	ECO C/0: 1229	<u></u>		~~~	_		4		-	<u>.</u>			_	-			• •	0 01	R A		-	-								-					
	5	5	12"	. ~0	_		4		4				-	_			• •	0 64	R AR		2								1						
	EC	ě			_		4 1	-	4					-				0 64	AR AR	-								-	•						
		100					4	-	4					-				0 64	AR A		•	-					-	•							
		3 10		<b>~</b>	-	• •	14	-	4					-				0 0	AR A							•	-								
		10	0	<b>~</b> 0	-	• •	14	-	4			•		7				0 ~	AR					I	•	-									
		10		o •o	-	• •	14	-	4	-				-				0 ~	BT AR					I	•					_	_	_			
	_		" ≦≦≦	55	5	ទ ន	B	ß	5	5	5	5 2	5 5	5	ន	5	5	55	5	B	5	55	5 3	5	<b>5</b>	ន	53	5 2	5 5	5	5	5	5	Ϋ́Δ	
	:42 PAGE: 1 EMR072 DESC: ASSY MAIN U/0 HDD TT030/2 DESDIDTION	,								i	ß			_				_	206					S											
	110					_					ASSY CABLE PURVLED 550MM GREEN			11030	BRKT VHE HOUSING		-	HEX STAND OFF M2.640.45P410L TADDED BLIDEY	HI-DIA'Y ADHESIVE GLUE 287=206		i	ER F		USACAN AUS		ŝ									
	0 HD(						*10L			1030	550H			Ng				0.45	31 UE	GER	ITA	neth Fra	SUISS	USAC	lel larranty seal sud	2 Second	зŝ	ž ů	1	Į.	SPA	Ins	Sub		
	1 EMR072 Fain W/O Hi		LF TAP N3#12	NYLON WASHER 3.1=21			SCREW P/H M2.6#0.45P#101	ASSY VEN FILLER PANEL		₹ 1	8	1030	30	CKPL	9		ASSY HOD COVER TT030	12.64	35	B			SEAL	SEAL	R	30	80	11030 FMH	LBL RAIING 11030 GEA		LBL RATING TT030 S	ŝ	8		
	L M		AP N	3.	3	75 ME	2.6#(	LLER		FLOP	PUR.	r K		8	NISU	č	NER		DHFSI	IX SI	TY SI			ĭ	Ĕ	Ē	Ē	21	ĒĒ	Ē	Ĕ	Ë I	Ē	INI	
	GE: ASSY	5	5	SHER			NH	H	FOOT	E	BLE	5.	REAR	N 8	말	ULAT	200		Y AI	RRAN	RRAN	Nega Contraction	NINN	RRAN	RRAN	TING	DNIL			TINC	AT IN	ATIN	ATIN	PATENT	
	SC:		SCREW SEI		i	SCRFU P/H M2.6#6L		Y VE	RUBBER FOOT	G ⊲	Y CA	ASSY 1U	BIN UASE SHIELD REAR TT030	۲. ۲.	5	PCB INSULATOR	SY H	HEX STAND OFI TAPPED BLOCK		LBL WARRANTY SEAL	LBL WARRANTY SEAL	Lel Larranty	BL WARKING IN	BL WARRANTY	100	28	LBL RATING TT030	202	22		: 2 : 2	8	LBL RATING TT030	LABEL	
	C DESC: 42 PAGE: C DESC: ASSI DEI DESC: ASSI	2	SCRE			22	SCR	ASS	<b>B</b> B	ASS	ASS	es es	E HS	AS	BRI	2	AS	문 F	5 5	: =	2	3:				3	=:	= =			-	_	-	-	
	DATE:04/04/91 TIME:14:52:42 PAGE: ASSY NO: CA400416-1XX DESC: ASSY TTCL AART JUMDED DEIL DESCEDTION		0	<b>&gt;</b> <		Ø		-	-	പ	8	<b>«</b> (	<u>ہ</u> د	• «	_	_	4	0			_		89 0				3.	ž				_	~		
	DATE:04/04/91 TIME:14 ASSY NO: CA400416-1XX TEV DAPT-MINDED DI	Ľ,	02	C 03			004	-001	ŝ	-00-	-003	100-	12 C300/39-001 13 C301910-001	-00-	100	-00]	1-00	18 C398751-002		100-	-002	E00-	24 C103312-004	900-	200-0	100-	C301377-003	100-4	CUU-//EIDED	C301377-000	34 C301377-009	35 C301377-010	C301377-012	C302100-001	
	DATE:04/04/91 TI ASSY NO: CA400416 TEX DAPT ANMOED	Init	1 C070004-005	Z CU/UUU4-UI3 3 C070613-003		4 C300842-001	6 C301363-004	7 CA400417-001	012	9 CA400336-001	10 CA400365-003	11 CA400401-001	1910-	10311	15 C300738-001	0977-	9600	8751	1-200	3312	3312	13312	13312 12212	13312	13312	1377	0137	C301377-004	/610	10127	0137	0137	10137	30210	
	10: C	INHT	C0700	0202			C301	CA40	8 C070012	CA40	CA40	CAA		EAC S	ຮື	ŝ	B	3	201	33	010	300	50	200	2 01	8	29 C3(	ខ្ល		32	3 2	200	36 C3	37 C	
	SSY h	5	-	N R		е и	o ~o	~		•	10	= :	12	3 2	12	16	17	8	5 6	512	22	2	ñ ĉ	10	1	2	2	en 1	~ · ·			, ო	~		
	24	-																																	

4 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 0 3004 1 2255 4 1225 TY ECO REMARK 1 I 101 102 103 104 105 104 107 108 109 110 111 112 114 120 EC0 C/0: 1229 REV N0: A 훕 STRAP NYLCN
STRAP NYLCN
ASSY PCB TT030 32MHZ USA
SSSY PCB TT030 32MHZ CAN
SSSY PCB TT030 32MHZ CN
SSSY PCB TT030 32MHZ FRA
SSSY PCB TT030 32MHZ BRA
SSSY PCB TT030 32MHZ SPA
FS
SSSY PCB TT030 53MHZ SPA
FS
FS \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* ASSY NO: CA400416-IXX DESC: ASSY MAIN U/O HOD TT030/2 ITEM PART-NUMBER REV DESCRIPTION UN 0 • æ 

(영향철 20일))) 관

3

Ι.,

## SECTION EIGHT

## SCHEMATICS AND PCB SILKSCREEN







Image: set structure to other process user.     Image: set structure to other process user. <t< th=""><th></th><th>b b</th><th>S</th><th>4</th><th>V</th><th>5</th><th></th><th></th><th>6</th><th></th><th></th></t<>		b b	S	4	V	5			6		
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo								REV	REVI	SION DESCRIPTION	
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo											
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo											
Image: Second and the parts List.     NOTES: UNLESS OTHERWISE SPECIFIED:		۵. ۵									
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo											
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo											
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo											
Image: Second process of the Evolution of the Proces of the Evolution of the Process of the Evo	5										
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;	D										
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     A     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     A     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;											
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;		-									
B     A     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;	CAN			RP1	+						
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;	400										
Image: State State Blow, FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;	031 031		u+		∞ ∞						
B   1   SEE SEPARATE B.O.M. FOR PARTS LIST.   NOTES: UNLESS OTHERWISE SPECIFIED;			<u>الالمارية</u> المراجعة ا	3 3 1 3 1 1 3 1 1 3 1 1 3 1 1 3 1 1 1 1							
B     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;	-1 SHE			_ C12	8						
C   Image: Second sec				<u> </u>	<u>↓</u> ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	CONNECT	OR MOUNTED ON				
C   Image: Second sec	REV			36 ⊐∏⊾ 37	144	OPPOSITE	SIDE				
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; A A A A A A A A A A A A A							)				
A     1 SEE SEPARATE B.O.M. FOR PARTS LIST.       NOTES: UNLESS OTHERWISE SPECIFIED;     Image: Addition of the second					9						
A     1 SEE SEPARATE B.O.M. FOR PARTS LIST.       NOTES: UNLESS OTHERWISE SPECIFIED;     Image: Addition of the second				<u>تا</u> ل <sub>72</sub>	109						
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST: NOTES: UNLESS OTHERWISE SPECIFIED; A A A A A A A A A A A A A	C				8						
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; A A A A A A A A A A A A A				C14	-						
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; A A A A A A A A A A A A A				יית מית							
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; A A A A A A A A A A A A A				U13							
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROTE: DATE: NOTES: UNLESS OTHERWISE SPECIFIED; APPROTE: DATE: APPROTE: DAT											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; MORE AND			* cza	RP2 •							
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; MORE AND											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: MODES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: APPROVED: DATE: APPROVED: DATE: APPROVED: DATE: SALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: MODES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: APPROVED: DATE: APPROVED: DATE: APPROVED: DATE: SALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: APPROVED: DATE: SALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: 301 APPROVED: APPROVED:											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: 301 APPROVED: APPROVED:	B										
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE	J										
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE	<u>)</u>										
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											•
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: OR ANGULAR MATERIAL NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE											
A 1 SEE SEPARATE B.O.M. FOR PARTS LIST. NOTES: UNLESS OTHERWISE SPECIFIED; APPROVED: DATE: SCALE NONE APPROVED: DATE: SCALE NONE									T DRAWN PV.	DATE	
1   SEE SEPARATE B.O.M. FOR PARTS LIST.     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;   MATERIAL     Next assy   USED ON ORIGINAL MODEL     HILL   APPROVED:     DATE:   SIZE							TOL	ERANCES			ATARI
1   SEE SEPARATE B.O.M. FOR PARTS LIST.     1   SEE SEPARATE B.O.M. FOR PARTS LIST.     NOTES: UNLESS OTHERWISE SPECIFIED;     Image: Notest assy or incident model     Image: Notest asset association model     Image: Notest association     Image:	А						ON LINER DIMENSIONS	DIMENSION	S CHECKED:	DATE: ATARI	4115 KEL
NOTES: UNLESS OTHERWISE SPECIFIED; NOTES: UNLESS OTHERWISE SPECIFIED; NEXT ASSY ORIGINAL MODEL FINISH APPROVED: DATE: SIZE DRAWING NO. APPROVED: DATE: SIZE DRAWING NO. A2 000000000000000000000000000000000000										TITLE	AC V22A
NOTES: UNLESS OTHERWISE SPECIFIED; NEXT ASSY ORIGINAL MODEL FINISH APPROVED: DATE: SIZE DRAWING NO. A2 A2 A		1 SE	E SEPARATE B.O.M. FOR PARTS LIST.						ENGINEER:	DATE: 2 ME	G ST RA
NOTES: UNLESS UTHERWISE SPECIFIED; NEXT ASSY ORIGINAL MODEL FINISH APPROVED: DATE: SCALE NONE APPLICATION APPROVED: DATE: SCALE NONE							MATERIA	L	APPROVED:	DATE: SIZE DRAW	WING NO.
APPLICATION		NOTES: UNL	ESS UTHERWISE SPECIFIED;			CA400416	SED ON			A2	(
APPLICATION	~					NEXT ASSY ORIGI	NAL MODEL FINISH		APPROVED:	DATE: SCALE N	IONE
6 5 4 3 2			·		٨		IUN				
		6	5	4		3			2		i.
			÷								

V

J

4

b

С





ONS DESCRIPTION	DATE APPROVED
ISBUE	5/17/80 144

REV



1	
DATE	APPROVED
3/25/91	GS
7/3/91	R. JOPLIN
7/18/91	R. JOPLIN




2		1			1		
		REV	PRODUC		TION		APPROV 3/25/91
		B	PER RO	00012	Ø1341		TLU 7717791 JOPLIN
X4 9 A0 10 A1 A2 11 A2 A3 12 A3 A3 14 A4 A5 15 A5 A5 15 A5 A6 16 A6 A7 17 A7 A8 18 A8 19 A9 1	4		1MX DG1 DG2 DG2 DG2 DG3 DG4 CAS CAS VE PS0J U2	A     9       A1     10       A2     11       A3     12       A4     14       A5     15       A6     17       A7     18       A9     5	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		D
AQ     9     AQ       A1     10     A1       A2     11     A2       A2     12     A3       A3     14     A4       A4     15     A6       A6     16     A6       A7     17     A7       A8     18     A8       J     A9     5     A9	12 13 14 15		1HX 1 DG1 2002 24 D03 24 D03 24 D03 24 D03 24 D03 24 D03 22 D04 4 23 3 22 00E PS0J U4	A0 9   A1 10   A2 11   A3 12   A4 15   A6 16   A7 17   A8 18   A9 5	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
MX4     9     A0       A0     10     A1       A1     10     A1       A2     12     A3       A3     12     A3       A4     14     A4       A5     15     A5       A6     17     A7       A8     5     A9       J5     A9     5	20 21 22 23		1M2 1 D01 2 D02 24 D03 25 D04 4 23 3 22 D04 4 23 3 22 D04 4 23 3 22 D04 4 23 3 22 D05 PS0J U6 1M2	A0 9 A1 10 A2 11 A3 12 A4 14 A5 15 A6 16 A7 17 A8 18 A9 5	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
MX4     9     A0       A0     10     A1       A1     10     A1       A2     12     A3       A3     12     A3       A4     14     A4       A5     15     A5       S     A5     16     A5       S     A5     16     A6       A7     17     A7     A7       A8     18     A8       D3     A9     5       V7     7     A9	28 29 30 31	Ţ	1 DQ1 2 DQ2 24 DQ3 25 DQ4 4 23 CAS 3 22 OE PS0J	A0 9 A1 10 A2 11 A3 12 A4 14 A5 15 A6 16 A7 17 A8 18 A9 5	A0 A1 A2 A3 A4 A5 A6 A6 A7 A8 A9		
IMX4     9     A0       1     A0     10     A1       2     A1     10     A1       3     A2     11     A2       4     A3     12     A3       5     A5     15     A5       6     A6     A7     17     A7       7     A7     18     A8     A9       0J     A9     5     A9     J10	36 37 38 39		1 2 24 25 004 4 23 25 004 4 23 25 004 4 23 22 0E PS0. U2	1	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	44 45 46 47		1 DQ1 2 DQ2 24 DQ3 25 DQ4 4 23 CAS 3 EE 22 OE PS0 U	15	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	52 53 54 55	Ļ	1 D01 2 D02 24 D03 25 D04 4 RAS 3 CAS 3 CAS 4 PSC	A4 14 A5 16 A7 17 A8 18	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
1HX4     9     AO       21     AO     AI     AI       22     AI     10     AI       23     A2     11     A2       24     A3     12     A3       24     A3     14     A4       A5     A5     16     A6       A5     A5     16     A6       E     A6     16     A6       SOJ     A9     5     A9       U19     U19     U19     U19     U19	60 61 63 63	J.	1 D03 2 D03 24 D03 25 D04 4 RAS 25 CAS 3 WE	A1 10 A2 11 A3 14 A3 14 A5 16 A5 16 A7 17 A8	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9		
	4 DRAM (X4 DR 256KX4	AMS				0000	
			ATA 411	RI MICRO 5 KELLER DALL	SYSTEMS SPRINGS AS, TEXAS	CORP( RD, SU 75244	TTE 200

L

6

4

3

REWORK	PROCEDURE

5

FAB	ACTION REQUIRED	REF	ECO #
A	1. ADD 820 ohm 1/4W 5% RESISTOR (R102) FROM J101-40 TO J101-49 ON THE COMPONENT SIDE. USE INSULATING SLEEVING ON BOTH LEGS OF RESISTOR.	R102	1324
	2. MARK PCB WITH NEW ASSEMBLY REV. LEVEL.		

REV	REVISION DESCRIPTION				
A	PRODUCTION RELEASE PER ROI #0012				
В	REVISED PER ECO #1324				
С	REVISED PER ECO #1342				

2



TT RAN	JUMPER TABLE	
TYPE SIMMS 1MEG X 8 4MEG X 8	$\begin{array}{c} \frac{W101}{2 - 3} & \frac{W102}{2 - 3} \\ 1 - 2 & 1 - 2 \end{array}$	<u>W106</u> 2 - 3 1 - 2
STARTING RAM ADDRESS \$0100 0000	$\frac{W103}{2-3} \qquad \frac{W104}{2-3}$	
ADDRESS MODE NON-BURST BURST	<u>W105</u> 1 – 2 2 – 3 (DEFAULT)	



D

CA401058 1 C

С

В

А

L

1					
DATE	APPROVED				
3/25/91	GS				
7/12/91	R. JOPLIN				
7/17/91	R. JOPLIN				

D







4



2

S MARE

B

-

**RPLBS** 

ாப்

4

-

und

• -02-

2 uma

VPIP

C0112

ULLIS

Eles was

5 0001

ULS

une

-

2 1994

2 J UI 13

5 UII+

Jula Je, my and ha

...... 

3

2

5







AF796 ATARI



















Next Reference: C516 J503 U516

here and a

REV G













. . .











2	1		
		D	
		L	
			•
		c	
2] MOUT	deo to Monitor		
2) XMOUT	deo to Monitor		
		в	
		-	
		•	
	ATARI CORPOR	PATTON	
*	1196 BORREGAS, SUNNY	VALE, CA 94086	
	TTO30		
	D ENGINEER:	SHEET 12 OF 12	
2	1		

# BMM MONOES

### 전경한 명기 이렇게 안전화소리는 빌질소 할 것 안 날 것 수 있었는 것

Sus Prior Exploits excited EERR to inform the protossection there is a problem with the correct code Web could be fact to a divise not responding (for manple, CFU tries to readincarory but the Viencry Counciller from to assess DSACK, or an fliegal access (attempting to verte to ROM). A how error couses exception processing.

OPU factors and the fille of the second seco

TMC: different access. Process in which data is transferred from external storage device to KAM. or from KAM to external storage. Transfer is very fast, takes place independent of the CEU, or the CEU can be processing while DMA is taking place. MCU arbitrates the bus between the CEU and DMA.

DMA: Controller — Atari **propr**ietary **chip** which c**ont**rols the DMA: **p**rocess: Alldiskel/**O** goes th**ron**gh the device.

ception a state in which the processor stops the current activity, saves what it will need to resume the activity later in KAM. felcies a vector (address) from RAM, and starts executing at the address vector. When the exception processing is fond the processor will continue what it use doing before the exception occurred Exceptions can be caused by functions, its rections, or error conditions. See also Section Two, System Ectors, or a 68030 reterence for more detail.

sure in which the CPU is the all that innes the in the Julian pedence state, and can only be ended with a Ridilf up to This to a bi-directional pin on the CPU, to is driven warmally by the RESEI areat on power-up or a test botton thrate, and internally when a double has fault outly. A cable has fault is an error during a sequence which is run to achie a previous error. For example, if a browshop or the areat during the completed processing for the bas most, and the cave serves the CPU will assert STAT out.

# **SECTION NINE**

# **GLOSSARY OF PART NAMES AND TERMS**

- Bus Error Logic has asserted BERR to inform the processor that there is a problem with the current cycle. This could be due to a device not responding (for example, CPU tries to read memory but the Memory Controller fails to assert DSACK), or an illegal access (attempting to write to ROM). A bus error causes exception processing.
- CPU the 68030 microprocessor.
- DMA direct memory access. Process in which data is transferred from external storage device to RAM, or from RAM to external storage. Transfer is very fast, takes place independent of the CPU, so the CPU can be processing while DMA is taking place. MCU arbitrates the bus between the CPU and DMA.
- DMA Controller Atari proprietary chip which controls the DMA process. All disk I/O goes through this device.
- Exception a state in which the processor stops the current activity, saves what it will need to resume the activity later in RAM, fetches a vector (address) from RAM, and starts executing at the address vector. When the exception processing is done, the processor will continue what it was doing before the exception occurred. Exceptions can be caused by interrupts, instructions, or error conditions. See also Section Two, System Errors, or a 68030 reference for more detail.
- Halt state in which the CPU is idle, all bus lines are in the high-impedence state, and can only be ended with a RESET input. This is a bi-directional pin on the CPU. It is driven externally by the RESET circuit on power-up or a reset button closure, and internally when a double bus fault occurs. A double bus fault is an error during a sequence which is run to handle a previous error. For example, if a bus error occurs, and during the exception processing for the bus error, another bus error occurs, then the CPU will assert STATUS.

HSYNC

timing signal for the video display. Determines when the horizontal scan is on the screen, and when it is blank (retracing). The synchronization (approx. every 63 microseconds) also is encoded onto IPL1,2 as an interrupt to the CPU.

Interrupt

a request by a device for the processor to stop what it is doing and perform processing for the device. It is a type of exception. Interrupts are maskable in software, meaning they will be ignored if they do not meet the current priority level of the CPU. There are three priorities: the highest are MFP interrupts, then VSYNC interrupts, and lowest are HSYNC interrupts. Interrupts are signaled to the CPU on the Interrupt Priority Level inputs (IPL0-2). See Theory of Operation, Main System, MFP, and MCU.

MCU Atari proprietary chip which handles all RAM accesses. See Theory of Operation, Main System and Video Subsystem for details.

MIDI Musical Instrument Digital Interface. An electrical standard by which electronic instruments communicate. Also, the logical system for such communication. In the TT030®, consists of a 6850 communications chip, driver and receiver chips (74LS04, 74LS05, and PC-900 photocoupler), and an MFP interrupt channel.

MFP Multi-function Peripheral, also 68901. Interrupt control, timers, and USART for RS232 communication. See Theory of Operation, Main System.

- PSG Programmable Sound Generator, also YM2149. Yamaha version of General Instruments AY-3-8910. Has two 8 bit I/O ports and three sound channels. Used in parallel port and audio.
- RS232C Electical standard for serial digital communication. Also the physical and logical device which performs communication using this standard. In the ST® computers, consists of the MFP, PSG, 1488, and 1489 chips.

1772 Western Digital Floppy Disk Controller.

also ACIA (Asynchronous Communication Interface Adapter). Interfaces between 8 bit parallel bus and serial communication bus. In the ST®, there are two 6850s, one for keyboard communication, and one for MIDI communication.

68901

6850

see MFP.

Supervisor Mode state of the CPU in which it is allowed to access all hardware and RAM locations, and perform some privileged instructions. Determined by the state of a bit in the Status Register. The operating system operates in supervisor mode, and switches to user mode before passing control to an application (although the application can enter supervisor mode if it wishes).

User Mode state of the CPU in which certain instructions and areas in the memory map are disallowed (resulting in a privilege violation exception if attempted). See also SUPERVISOR MODE.

VSYNC signal used for vertical synchronization of CRT display device. Occurs at 70 Hz (monochrome), or 50 or 60 Hz color.

YM2149

see PSG.

cersion of General Instruments AY-3-8910. Has two 8 bit I/O ports and three sound champels. Used in parallel port and audio.

securea standar the sorre equipse continuou cauton have the thesical and logical device which performs communicated is eq. this structure in the STW computers, consists of the tFT, PSC, 1488, and 1489 didps

Western Edited Planey Dist. Court offer