	REV T	REVISIONS DES	CRIPTION	DATE APPRO
	I EN	IG REL PERE	RC EO204C	1/22/83 Am
Non and the second				
			75 1254 141	
		na ann an Arrainn an Arrainn An Arrainn an Arrainn an Arrainn		
an a second second	ان از این	n an	t i se	
		<ul> <li>A second sec second second sec</li></ul>		
· •	n an the second s	en de la companya de La companya de la comp		
n a ser pro-				
			-	
	n e e e e e	ه این می برد. د	ا با د کرد در می والد. همچن از	and the second
in a second s				
				• • • •
			and the providence of the second states and the	a na ang ngan ngan ngan ngan ngan ngan
	در ها المحموم الم محموم الم من الم		and a second second Second second	
• ***				
	· · ·			· · · · ·
	en e		n an an search an sea	
ų <sup>±</sup> tuvija				
· · · ·	an a			
•	·. ·			
	анан сайтан алар алар алар алар алар алар алар ал			• •
				•
•	· · ·			
		<del>بد سربر</del> ر	an a	
		ſ		
	DENTIAL			
UMIT	DENTIAL			
CONFI	DENTIAL			
CA062174	DENTIAL	DRAWN RV DATE		
CA062174	DENTIAL	DRAWN BY DATE PMS 54/83		Ateri, Inc.
CA024357-001	DENTIAL 1400XL 1450XL			30 E. Piumaria Drive
			ATAR!"	
CA024357-001 NEXT ASSY	1450XL USED ON	P/MS 5/4/83 CHECKED P/MS 5/4/83	A ATARI <sup>®</sup>	30 E. Piumaria Drive San Jose, CA 95134
CA024357-001 NEXT ASSY	1450XI. USED ON RECEIVING THIS DRAV on Forbidden without the up inc., Summunic, California.	PMS 5/4/83 CHECKED PMS 5/4/83 WING ENGINEER This Choice 5/4/83		30 E. Piumaria Drive San Jose, CA 95134
CA024357-001 NEXT ASSY DTICE TO ALL PERSONS DNFIDENTIAL: Reproducti titen permission of Atapi 1 mving is only conditionally second thereof conditionally	1450XI. USED ON B RECEIVING THIS DRAW on Forbidden without the up inc., Sumywele, California. I insued, and neither receip mensions any right in, or licer	P/MS 5/4/83 CHECKED P/MS 5/4/83 VING ENGINEER This I not ENGINEER FROM CE 5/4/83	TITLE MCU - MEMORY	30 E. Plumaria Drive San Jose, CA 95134 A Warner Communications Compare C CONTROL UNIT,
CA024357-001 NEXT ASSY OTICE TO ALL PERSONS ONFIDENTIAL: Reproducti Itien periodulon of Atai 1 wving is only conditionally measure thereof confers or to a, the subject matter of the c	1450XI. USED ON B RECEIVING THIS DRAW on Forbidden without the up inc., Sunnyvele, California. I inovel, and nother receip transfers any right in, or licer transfers or any design or tech	P/MS 6/4/83 CHECKED P/MS 5/4/83 WING ENGINEER This I nor I nor I nor I nor I nor I nor I nor I nor I APPROVED		30 E. Plumaria Drive San Jose, CA 95134 A Warner Communications Compare C CONTROL UNIT,
CA024357-001 NEXT ASSY DTICE TO ALL PERSONS DIFIDENTIAL: Reproducts itten permission of Atari 1 wing is only conditionally measion thereof confers or t e, the subject matter of the co ormation shown thereon, wing or any part thereon,	1450XI. USED ON 6 RECEIVING THIS DRAW on Forbidden without the up inc., Sunnyvele, California. I invusi, and nother receip transfere any right in, or lices traving or any design or tech nor any right to reproduce scort for manufacture by us	PMS 5/4/83 CHECKED PMS 5/4/83 WING ENGINEER This t now which this this this this this this this thi	TITLE MCU - MEMOR FREDD SIZE DRAWING NO.	30 E. Plumaria Drive San Jose, CA 95134 A Warner Communications Compar C CONTROL UNIT, LE
CA024357-001 NEXT ASSY OTICE TO ALL PERSONS ONFIDENTIAL: Reproducti titen permission of Ataci titen permission of Ataci tites only conditionally seesion thereof confers or t e, the subject matter of the c formation shown thereon, a wing or any part thereof, e Ataci Incorporated and for n's written license, no right	1450XI. USED ON B RECEIVING THIS DRAW on Forbidden without the up inc., Sunnyvale, California. Jaewed, and nather receip remefere any right in, or lices frawing or any design or tech nor any tight to remoduce	PMS 6/4/83 CHECKED PMS 5/4/83 WING ENGINEER This tax to to APPROVED Mars 1/9/83 Mars APPROVED	<b>TITLE MCU – MEMOR</b> FREDD	30 E. Plumaria Drive San Jose, CA 95134 A Warner Communications Compar CONTROL UNIT, LE

### 1.0 SCOPE

### 1.1 General

. . . . .

This specification covers the detail requirements for an electronic component.

#### 2.0 APPLICABLE DOCUMENTS

The following documents form a part of this specification to the extent specified herein. Unless otherwise specified, the issue in effect on date of latest revision of this specification shall apply.

- 2.1 Atari Documents
  - C099901 Qualification, Reliability Requirements for Integrated Circuits and Discrete Semiconductors.
  - C099902 Handling of Devices Susceptible to Static Discharge.
  - C099931 40-Lead Dual in-line package.
  - 2.2 ANSI Y32.14-1973 Logic Diagrams, Graphic Symbols for.

### 3.0 REQUIREMENTS

- 3.1 <u>Electrical Requirements</u> See Table I thru IV and Figures I and II.
  - 3.1.1 Absolute Maximum Ratings in Free Air. Exceeding the "absolute maximum ratings," may result in failure or permanent damage to the part. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 3.2 Logic Function

Logic functions shall be as depicted in Figure (NA) as defined by American National Standards Institute Y32.14.

3.3 Marking

The part shall be marked with manufacturer's name or logo, type number, lot date code (on top), and Pin Number 1 identification.

Л
ΔΤΔΡΙ΄

Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

SIZE	DRAWING NO.	REV		
Â	C061	1		
SCALE		SHEET	ο OF	10

## 3.4 Pin Assignment

Pin assignment shall be depicted in Figure I when related to package configuration in drawing.

# 3.5 Package Configuration

Package configuration shall conform to the requirements of drawing C099931 Dual in-line package.

### 3.6 Vendor Screen

Vendor screen shall conform to the Specification C099901. Burn-in circuit Figure III shall be used, 48 hrs. at 125 °C.

### 3.7 Package for Shipment

All parts shipped to this specification shall be packed in accordance with C099901 and C099902 to prevent physical damage, corrosion, static discharge and deterioration during shipment.

# 4.0 QUALITY ASSURANCE PROVISIONS

### 4.1 Vendor Qualification

Must meet the Atari Specification C099901, "Qualification, Reliability Requirements for Integrated Circuits and Discrete Semiconductors".



Atari, Inc.
30 E. Plumaria Drive
San Jose, CA 95134

SIZE		DRAWING NO.		REV		
	A	CO	1			
	SCALE		SHEET	3	OF	10

# **Functional Description**

"Freddie RAM" is a custom LSI chip providing dynamic RAM control functions of the Atari "XL" home-computer products. It replaces a number of SSI and MSI TTL parts, including a custom delay line. Freddie RAM multiplexes 16-bit address bus into 8-bit row and 8-bit column address, and generates precisely timed row and column address strobes. Freddie RAM will be supplied in a 40-pin DIP with pin numbers shown below.

## <u>Pin Number</u> <u>Name</u> <u>Description</u> (Apostrophe (') denotes active-low)

#### DRAM Outputs

These multiplexed DRAM address bus outputs provide for direct connection to 64 K x 1 dynamic RAMs, selected from Intel 2164-20, Fujitsu MB 8264-20, Hitachi HM4864-3, NEC MPD 4164-2, Toshiba TMM 4164-4, Motorola MCM 6665A-20, or to 16 K x 4 dynamic RAMS, selected from Texas Instruments TMS 4416-20.

		Row	Column
32	RA0	<b>A</b> 0	A14*
31	RA1	<b>A</b> 1	88
30	RA2	A2	A9
29	RA3	<b>A</b> 3	A10
28	RA4	A4	A11
27	RA5	A5	A12
26	RA6	<b>A</b> 6	A13
25	RA7	A7	A15*
			se bits are ignored by 16Kx4 RAMs; they allow 64Kx1 applications,
33	RAS'		ddress strobe output. A negative transition ndicates that RAO-RA7 contain a valid Row
35	C <b>≜</b> S′		n address strobe output. A negative a this line indicates that RAO-RA7 contain a Address.
36	16KCAS'	Same as CAS addresses 40	n address strobe output for first 16K only, ' for addresses 0000-3FFF; always high for 000-FFFF, In Atari 600 with16K RAM, this a to RAM chips; CAS' connects to PBI,
34	Wrt'	version of R	ut to DRAM, This (transparent-) latched /W' becomes stable shortly after R/W' and le until after RAS' and CAS' have risen, See am,



Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134

SIZE	DRAWING NO.	REV
A	C061922	1
_		1.0

Memory Map Qualifier Inputs					
3	ExtSel'	External Select input from parallel bus, Low forces CAS' high (immediately, asynchronously)			
4	CasInh'	CAS-Inhibit input, Similar to ExtSel' but latched, When CasInh' is low at beginning of cycle, CAS' is kept high for complete cycle.			
Miscellaneou	<u>s Pins</u>				
40	Vdd	Power (+5 volts)			
20	Gnd	Ground (0 volts)			
8-19 21-24	A0-A11 A12-A15	Address bus input from CPU and ANTIC			
38	R/W'	Read/Write' input from CPU			
39	Reset'	Reset input. A negative-going transition on this line sets the Wrt' latch high (read mode), sets the CasInh' latch to inhibit CAS'. This may take several Phi2 cycles. The chip then begins normal operation (without waiting for Reset' to rise again).			
	to a 14 <b>.</b> 31818	nverter between pins 1 and 2 provides for direct connection 3 MHz parallel-resonant, AT-cut crystal, Alternately, 2k square-wave may be input to pin 2,			
1		t Output to crystal Toget from mustal or Ext. clock input			
2	XIAL/UKIN	Input from crystal or Ext. clock input			
37	OSC	3.579545 MHz output to GTIA			
5	Phi2	Clock "Phi2" input from 6502 CPU			
7	OE'	"Output Enable" output.			
6	LE'	"Latch Enable" output. Pins 6 and 7 provide control signals for use with an optional equivalent replacement for the PIA Port B register, as follows: <u>OE' LE' Function</u> L L Reset L H Read H L Write			

H L Write H H Hold



.

Atari, Inc.
30 E. Plumaria Drive
San Jose, CA 95134
A Warner Communications Company

SIZE <b>A</b>	DRAWING NO.			REV
	C06	C061922		
SCALE		SHEET 5	OF	10

.

### Required Operating Environment

Vdd	4.75	5.25	v	Power Supply Voltage
Tamb	0	70	С	Ambient temperature
VIH	3.5	5.0	Δ	Input High voltage (XTAL/ClkIn input only)
VIH	2.0	5.0	V	Input High voltage (all other Inputs)
VIL	-0.3	0.8	V	Input Low voltage
FOSC	14.31817	14.31819	MHz	Crystal Frequency
tCYC	559	560	ns	Phi2 Period
tLPhi2	250	320	ns	Phi2 low time
trwv		145	ns	Phi2 falling to R/W' Valid
tabv		145	ns	Phi2 falling to Address Bus Valid
tRV		145	ns	Phi2 falling to Ref' Valid
tRWC	30		ns	Phi2 falling (again) to R/W' Change
tABC	30		ns	Phi2 falling (again) to Address Bus Change
tRC	30		ns	Phi2 falling (again) to Ref' Change
tCIS		250	ns	Setup: Phi2 falls to CI' valid
tCIH	370		ns	CI' hold time after Phi2 falling
tESS		260	ns	ExtSel' setup after Phi2 falling
tESC	40		ns	Setup, ExtSel' to CAS' would fall
tESH	0		ns	ExtSel' hold time after CAS' rising

<u>Operational Characteristics & Propagation Delays</u> Propagation delays are measured from when input crosses 1.5 v until output crosses 1.5 ٧.

Pd	0	500	mW	Power Dissipation
Cin	0	10	pF	Input Capacitance (all inputs)
Iin	-10	+10	υA	Input leakage current $(0 < Vin < 5 v)$
VOL	0	0.4	V	Output low voltage (Isink <= 1.6 mA)
VOH	2.4	5.0	▼	Output high voltage (Isource <= 0.1 mA)
tR,tF	0	15	nS	Output rise, fall times (CL <= 80 pF).
tARA	0	60	ns	Address bus to RAM Address pins
tASR	0		ns	Row Address Setup to RAS' falling
tRAH	30		ns	Row Address Hold after RAS' falling
tRSH	200		ns	RAS' low time
tRP	135		ns	RAS' high time
tRF	210	305	ns	Phi2 falling to RAS' Falling (read, write, or
				refresh cycle)
tCR	10	100	ns	Phi2 falling to CAS' rising (from previous cycle)
tCRP	0		ns	CAS' rising (from previous cycle) to RAS' falling
tCAS	135		ns	CAS' low time
tCFN	35		ns	CAS' high time
tRCD	80		ns	RAS' falling to CAS' falling
tCFR	300	370	กร	Phi2 falling to CAS' Falling (read cycle)
tCFW	425		ns	Phi2 falling to CAS' Falling (write cycle)
tASC	0		ns	Column Address Setup before CAS' falling
tCAH	80		ns	Column Address Hold after CAS' falling
tAR	135		ns	Column Address Hold after RAS' falling
tWRCS	0		ns	Wrt' setup before CAS' falls
tWCH	80		ns	Wrt' hold after CAS' falls
tRCH	0		ns	Wrt' hold after both RAS' and CAS' have risen
tRWWR	Г	50	ns	R/W' to Wrt' (transp. latch loading)
tLEF	240	360	ns	Phi2 falls to LE' falls, D301 Write
tLER	440	600	ns	Phi2 falls to LE' rises
tOEF	240	450	ns	Phi2 falls to OE' falls, D301 read
tOER	570	660	ns	Phi2 falls to OE' rises



	Atari	, inc	
30 E	E. Plun	naria	Drive
San	Jose,	CA	95134

SIZE	DRAWING NO.	REV
A	C061922	1
COALE	CUEET (	)E

Note: tESS(max) and tCFR(min) are specified so that an external parallel device has adequate time, after ExtEn becomes valid, to assert ExtSel' at least tESC before CAS would fall.

Atari, Inc. 30 E. Plumaria Drive San Jose, CA 95134 .

SIZE	DRAWING NO.		
A	C061922		



V



FIGURE 2



