

REV

REVISIONS DESCRIPTION

DATE

APPROVED


		DRAWN BY	DATE	 ATARI ATARI CORP. 1196 Borregas Sunnyvale, CA 94086
NEXT ASSY	USED ON	CHECKED		
NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction Forbidden without the specific written permission of Atari Corp., Sunnyvale, California. This drawing is only conditionally issued, and neither receipt nor possession thereof conveys or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors for Atari Corp. and for manufacture under the corpora- tion's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agree- ment with or written permission from the corporation.		ENGINEER	12/4/84 <i>Pandy Hooper</i>	TITLE
		APPROVED	<i>Stan Blynn</i>	IC; CMOS MMU
		APPROVED	<i>D. H. Lee</i>	SIZE DRAWING NO. REV
				A CO61618A-XX A
				SCALE SHEET 1 OF 11

TABLE OF CONTENTS

- 1.0 SCOPE
- 2.0 APPLICABLE DOCUMENTS
 - 2.1 ATARI DOCUMENTS
- 3.0 ELECTRICAL REQUIREMENTS
 - 3.1 FUNCTIONAL BLOCK DIAGRAM
 - 3.2 LOGIC EQUATIONS
 - 3.3 PAL FUSE MAP
 - 3.4 PIN ASSIGNMENT
 - 3.5 ABSOLUTE MAXIMUM RATINGS
 - 3.6 RECOMMENDED OPERATING CONDITIONS
 - 3.7 D.C. ELECTRICAL CHARACTERISTICS
 - 3.8 SWITCHING CHARACTERISTICS
- 4.0 PACKAGE CONFIGURATION
- 5.0 MARKING
- 6.0 QUALITY ASSURANCE PROVISIONS
- 7.0 PACKAGE FOR SHIPMENT



ATARI CORP.
1196 Borregas Ave.
 Sunnyvale, CA 94089

SIZE	DRAWING NO.	REV
SCALE	CO61618A-XX	A
SHEET 2 OF 11		

1.0 SCOPE

This specification covers the electrical, packaging, marking, and quality requirements for a proprietary integrated circuit device. The component is for use in some of ATARI's 8-bit 6502 based computers. Its primary function is memory management and it is called, appropriately, a Memory Management Unit (MMU). This document addresses CMOS versions of the device. Bipolar Hard Array Logic (HAL) and Programmable Array Logic (PAL) versions are covered in C061618.

2.0 APPLICABLE DOCUMENTS

The following documents form a part of this specification to the extent specified herein. Unless otherwise specified, the issue in effect on date of latest revision of this specification shall apply.

2.1 ATARI Documents

- | | |
|---------|--|
| C099901 | Qualification, Reliability Acceptance Specification for - Discrete Semiconductors and Integrated Circuits. |
| C099931 | 20-Lead, Dual in-line package. |




ATARI CORP.

1196 Borregas Ave.
San Jose, CA 95138

SIZE	DRAWING NO.	REV
SCALE	C061618A-XX	A
SHEET 3 OF 11		

3.0 ELECTRICAL REQUIREMENTS

3.1 Functional Block Diagram



ATARI CORP.

1196 Borregas Ave.

SIZE	DRAWING NO.	REV
	CO61618A-XX	A

3.2 Logic Equations

$$\begin{aligned}
 \overline{S^4} \text{ (19)} &= \overline{A13} * \overline{A14} * A15 * RD4 * REF \\
 \overline{S^5} \text{ (12)} &= A13 * \overline{A14} * A15 * RD5 * REF \\
 \overline{BCS} \text{ (13)} &= A13 * \overline{A14} * A15 * \overline{RD5} * \overline{BEN} * REF \\
 \overline{IO} \text{ (17)} &= \overline{A11} * A12 * \overline{A13} * A14 * A15 * REF \\
 \overline{OS} \text{ (15)} &= A13 * A14 * A15 * ROMEN * REF \\
 &\quad + \overline{A12} * A14 * A15 * ROMEN * REF \\
 &\quad + A11 * A12 * \overline{A13} * A14 * A15 * ROMEN * MPD * REF \\
 &\quad + \overline{A11} * A12 * \overline{A13} * A14 * \overline{A15} * ROMEN * \overline{MAP} * REF \\
 \overline{CI} \text{ (16)} &= \overline{A13} * \overline{A14} * A15 * RD4 * REF \\
 &\quad + A13 * \overline{A14} * A15 * RD5 * REF \\
 &\quad + A13 * \overline{A14} * A15 * \overline{RD5} * \overline{BEN} * REF \\
 &\quad + OS \\
 &\quad + \overline{A11} * A12 * \overline{A13} * A14 * A15 * REF \\
 &\quad + \overline{REF}
 \end{aligned}$$

LOGIC CONVENTION: When the right hand side of an equation is true or Logic 1, the left hand side is a Logic 0.




ATARI CORP.

1196 Borregas Ave.

SIZE	DRAWING NO.	REV
	CO61618A-XX	A
SCALE	SHEET 5 OF 11	

3.3 PAL Fuse Map (For Information Only)

Logic Diagram HAL16LB



ATARI CORP.

1196 Borregas Ave.
Sunnyvale, CA 94085

SIZE

DRAWING NO.

CO61618A-XX

REV


A

SCALE

SHEET 6 OF 11

3.4 Pin Assignment

Pin assignment shall be depicted as follows when related to package configuration.



ATARI CORP.

1196 Borregas Ave.
Sunnyvale, CA 94089

SIZE

DRAWING NO.
CO61618A-XX

REV
A

SCALE

7 OF 11

3.5 Absolute Maximum Ratings

Absolute Maximum ratings in Free Air. Exceeding the "absolute maximum ratings", may result in failure or permanent damage to the part. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating

Supply Voltage V_{CC} 7V

Input voltage 5.5V

Off-state output voltage 5.5V

Storage temperature range -65 to 150 degrees C

Output short circuit duration Infinite

3.6 Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	V _{CC}	4.75	5.25	V
High-level output current (source)	I _{OH}		-3.2	mA
Low-level output current (sink)	I _{OL}		4.0	mA
Operating free air temperature	T _A	0	70	°C



ATARI CORP.

1196 Borregas Ave.
San Jose, CA 95138

SIZE

DRAWING NO.
CO61618A-XX

REV
A

SCALE

SHEET 2 OF 11

3.7 DC Electrical Characteristics
(TA=0 degrees C TO 70 degrees C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
High-level input voltage	V _{IH}		2.0		V
Low-level input voltage	V _{IL}		0.8		V
High-level output voltage	V _{OH}	V _{CC} =MIN, V _{IH} =2.0V V _{IL} =0.8, I _{OH} =MAX	2.4		V
Low-level output voltage	V _{OL}	V _{CC} =MIN, V _{IH} =2.0V V _{IL} =0.8, I _{OL} =MAX	0.5		V
Input current at max input voltage	I _{II}	V _{CC} =MAX, V _I =5.5V	1.0		mA
High-level input current	I _{IH}	V _{CC} =MAX, V _I =2.4V	10		uA
Low-level input current	I _{IL}	V _{CC} =MAX, V _I =0.4V	-10		uA
Quiescent Current ¹	I _{ICCQ}	Vdd=MAX	100		uA
Operating Current	I _{ICCO}	Vdd=5V+/-5%	10		mA

1 - Measured with inputs at Vdd or Vss, outputs floating



ATARI CORP.

1196 Borregas Ave.
Sunnyvale, CA 94089

SIZE	DRAWING NO.	REV
	CO61618A-XX	A
SCALE	SHEET 9 OF 12	

3.8 Switching Characteristics
 (TA=0 degrees C TO 70 degrees C, VCC=5.0V +/- 5%)


PARAMETER	SYMBOL	MAX	UNIT
Input valid to output valid tpd pins 12, 13, 15, 19		40	ns
Input valid to output valid tpd pin 17		35	ns
Input valid to output valid tpd pin 16		70	ns

*Inputs are pins 1-9, 11, 14, 18

*C = 45pF
 L

See Standard Test Load and Definition of Waveforms below.

SWITCHING WAVEFORMS



- NOTES:
1. All voltages measured with respect to Pin 10 (VSS) of device.
 2. Outputs are guaranteed stable after maximum specified delays.




ATARI CORP.

1196 Borregas Ave.
 Sunnyvale, CA 94089

SIZE	DRAWING NO.	REV
	CO61618A-XX	A
SCALE		SHEET 10 OF 11

AC TEST LOAD



NOTES:

1. Typical limits are at $V_{CC}=5.0V$ and $T = 25^{\circ}\text{C}$
2. t_{pd} is tested with $C = 45\text{pF}$
 L

4.0 PACKAGE CONFIGURATION

Package configuration shall conform to the requirements of drawing C099931 Dual in-line package.

5.0 MARKING

The part shall be marked with manufacturer's name or logo, type number, lot date code, and Pin Number 1 identification. Lot date code shall be on top.

6.0 QUALITY ASSURANCE PROVISIONS

Must meet the ATARI Specification C099901, "Qualification, Reliability Acceptance Specification".

7.0 PACKAGE FOR SHIPMENT

All parts shipped to this specification shall be packed in accordance with C099901 to prevent physical damage, corrosion, static discharge and deterioration during shipment.



ATARI CORP.

1196 Borregas Ave.

SIZE	DRAWING NO.	REV
	C061618A-XX	A
SCALE		SHEET 11 OF 11