

# Z80™-CPU Z80A-CPU



# Product Specification

The Zilog Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low-cost standard memory elements.

The Z80 and Z80A CPU's are third generation single chip microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.



Figure 1 is a block diagram of the CPU. Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of

multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.


The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.

## FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions—includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative.
- 17 internal registers.
- Three modes of fast interrupt response plus a non-maskable interrupt.
- Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- 1.0  $\mu$ s instruction execution speed.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcomputer in 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- Built-in dynamic RAM refresh circuitry.



# Z80, Z80A-CPU Pin Description




## Z80, Z80A CPU PIN CONFIGURATION

A <sub>0</sub> -A <sub>15</sub> (Address Bus)	Tri-state output, active high. A <sub>0</sub> -A <sub>15</sub> constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.	RFSH (Refresh)	Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.
D <sub>0</sub> -D <sub>7</sub> (Data Bus)	Tri-state input/output, active high. D <sub>0</sub> -D <sub>7</sub> constitute an 8-bit bidirectional data bus. The data bus is used for data	HALT (Halt state)	Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.
M <sub>1</sub> (Machine Cycle one)	Output, active low. M <sub>1</sub> indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.	WAIT (Wait)	Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.
IREQ (Memory Request)	Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.	INT (Interrupt Request)	Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop
IORQ (Input/Output Request)	Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.	NMI (Non Maskable Interrupt)	Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H.
RD (Memory Read)	Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.	RESET	Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.
WR (Memory Write)	Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.	BUSRQ (Bus Request)	Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.
		BUSAK (Bus Acknowledge)	Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.

# Timing Waveforms


## INSTRUCTION OR CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later MREQ goes active. The falling edge of MREQ can be used directly as a chip enable to dynamic memories. RD when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T<sub>3</sub>. Clock states T<sub>3</sub> and T<sub>4</sub> of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal RFSH indicates that a refresh read of all dynamic memories should be accomplished.




## MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M<sub>1</sub> cycle). The MREQ and RD signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the MREQ also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The WR line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




## INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (T<sub>w\*</sub>). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



## INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M<sub>1</sub> cycle is generated. During this M<sub>1</sub> cycle, the IORQ signal becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (T<sub>w\*</sub>) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.



# Z80, Z80A Instruction Set

The following is a summary of the Z80, Z80A instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual, and assembly language programming manual. The instructions are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges
- Memory Block Moves
- Memory Block Searches
- 8-bit arithmetic and logic
- 16-bit arithmetic
- General purpose Accumulator & Flag Operations

- Miscellaneous Group
- Rotates and Shifts
- Bit Set, Reset and Test
- Input and Output
- Jumps
- Calls
- Restarts
- Returns

In the table the following terminology is used.

b	$\equiv$ a bit number in any 8-bit register or memory location
cc	$\equiv$ flag condition code
NZ	$\equiv$ non zero
Z	$\equiv$ zero
NC	$\equiv$ non carry
C	$\equiv$ carry
PO	$\equiv$ Parity odd or no over flow
PE	$\equiv$ Parity even or over flow
P	$\equiv$ Positive
M	$\equiv$ Negative (minus)

d	$\equiv$ any 8-bit destination register or memory location
dd	$\equiv$ any 16-bit destination register or memory location
e	$\equiv$ 8-bit signed 2's complement displacement used in relative jumps and indexed addressing
L	$\equiv$ 8 special call locations in page zero. In decimal notation these are 0, 8, 16, 24, 32, 40, 48 and 56
n	$\equiv$ any 8-bit binary number
nn	$\equiv$ any 16-bit binary number
r	$\equiv$ any 8-bit general purpose register (A, B, C, D, E, H, or L)
s	$\equiv$ any 8-bit source register or memory location
sb	$\equiv$ a bit in a specific 8-bit register or memory location
ss	$\equiv$ any 16-bit source register or memory location
	subscript "L" $\equiv$ the low order 8 bits of a 16-bit register
	subscript "H" $\equiv$ the high order 8 bits of a 16-bit register
( )	$\equiv$ the contents within the () are to be used as a pointer to a memory location or I/O port number
	8-bit registers are A, B, C, D, E, H, L, I and R
	16-bit register pairs are AF, BC, DE and HL
	16-bit registers are SP, PC, IX and IY

Addressing Modes implemented include combinations of the following:

Immediate	Indexed
Immediate extended	Register
Modified Page Zero	Implied
Relative	Register Indirect
Extended	Bit

Mnemonic	Symbolic Operation	Comments
LD r, s	$r \leftarrow s$	$s \equiv r, n, (HL), (IX+e), (IY+e)$
LD d, r	$d \leftarrow r$	$d \equiv (HL), r$ $(IX+e), (IY+e)$
LD d, n	$d \leftarrow n$	$d \equiv (HL),$ $(IX+e), (IY+e)$
LD A, s	$A \leftarrow s$	$s \equiv (BC), (DE),$ $(nn), I, R$
LD d, A	$d \leftarrow A$	$d \equiv (BC), (DE),$ $(nn), I, R$
LD dd, nn	$dd \leftarrow nn$	$dd \equiv BC, DE,$ $HL, SP, IX, IY$
LD dd, (nn)	$dd \leftarrow (nn)$	$dd \equiv BC, DE,$ $HL, SP, IX, IY$
LD (nn), ss	$(nn) \leftarrow ss$	$ss \equiv BC, DE,$ $HL, SP, IX, IY$
LD SP, ss	$SP \leftarrow ss$	$ss = HL, IX, IY$
PUSH ss	$(SP-1) \leftarrow ss_H; (SP-2) \leftarrow ss_L$	$ss = BC, DE,$ $HL, AF, IX, IY$
POP dd	$dd_L \leftarrow (SP); dd_H \leftarrow (SP+1)$	$dd = BC, DE,$ $HL, AF, IX, IY$
EX DE, HL	$DE \leftrightarrow HL$	
EX AF, AF'	$AF \leftrightarrow AF'$	
EXX	$(BC) \leftrightarrow (BC')$ $(DE) \leftrightarrow (DE')$ $(HL) \leftrightarrow (HL')$	
EX (SP), ss	$(SP) \leftarrow ss_L; (SP+1) \leftarrow ss_H$	$ss \equiv HL, IX, IY$

Mnemonic	Symbolic Operation	Comments
LDI	$(DE) \leftarrow (HL), DE \leftarrow DE+1$	
LDIR	$HL \leftarrow HL+1, BC \leftarrow BC-1$	
LDIR	$(DE) \leftarrow (HL), DE \leftarrow DE+1$	
LDD	$HL \leftarrow HL+1, BC \leftarrow BC-1$	Repeat until $BC = 0$
LDDR	$(DE) \leftarrow (HL), DE \leftarrow DE-1$	
LDDR	$HL \leftarrow HL-1, BC \leftarrow BC-1$	
	$(DE) \leftarrow (HL), DE \leftarrow DE-1$	Repeat until $BC = 0$
CPI	$A-(HL), HL \leftarrow HL+1$	
CPIR	$BC \leftarrow BC-1$	
CPIR	$A-(HL), HL \leftarrow HL+1$	
CPD	$BC \leftarrow BC-1$	
CPDR	$A-(HL), HL \leftarrow HL-1$	
CPDR	$BC \leftarrow BC-1$	
	$A-(HL), HL \leftarrow HL-1$	Repeat until $BC = 0$ or $A = (HL)$
ADD s	$A \leftarrow A + s$	
ADC s	$A \leftarrow A + s + CY$	$CY$ is the carry flag
SUB s	$A \leftarrow A - s$	
SBC s	$A \leftarrow A - s - CY$	
AND s	$A \leftarrow A \wedge s$	
OR s	$A \leftarrow A \vee s$	
XOR s	$A \leftarrow A \oplus s$	

Mnemonic	Symbolic Operation	Comments		Mnemonic	Symbolic Operation	Comments
CP s	A - s	s = r, n (HL) (IX+e), (IY+e)		BIT b, s	Z $\leftarrow \overline{s_b}$	Z is zero flag
INC d	d $\leftarrow d + 1$	d = r, (HL) (IX+e), (IY+e)		SET b, s	s_b $\leftarrow 1$	s $\equiv r, (HL)$ (IX+e), (IY+e)
DEC d	d $\leftarrow d - 1$			RES b, s	s_b $\leftarrow 0$	
ADD HL, ss	HL $\leftarrow HL + ss$	ss $\equiv BC, DE$		IN A, (n)	A $\leftarrow (n)$	
ADC HL, ss	HL $\leftarrow HL + ss + CY$	ss $\equiv BC, DE$		IN r, (C)	r $\leftarrow (C)$	Set flags
SBC HL, ss	HL $\leftarrow HL - ss - CY$	ss $\equiv BC, DE$		INI	(HL) $\leftarrow (C), HL \leftarrow HL + 1$	
ADD IX, ss	IX $\leftarrow IX + ss$	ss $\equiv BC, DE$		INIR	B $\leftarrow B - 1$ (HL) $\leftarrow (C), HL \leftarrow HL + 1$	
ADD IY, ss	IY $\leftarrow IY + ss$	ss $\equiv BC, DE$		IND	B $\leftarrow B - 1$ (HL) $\leftarrow (C), HL \leftarrow HL - 1$	
INC dd	dd $\leftarrow dd + 1$	dd $\equiv BC, DE$		INDR	B $\leftarrow B - 1$ (HL) $\leftarrow (C), HL \leftarrow HL - 1$	
DEC dd	dd $\leftarrow dd - 1$	dd $\equiv BC, DE$		OUT(n), A	Repeat until B = 0 (n) $\leftarrow A$	
DAA	Converts A contents into packed BCD following add or subtract.	Operands must be in packed BCD format		OUT(C), r	(C) $\leftarrow r$	
CPL	A $\leftarrow \overline{A}$			OUTI	(C) $\leftarrow (HL), HL \leftarrow HL + 1$	
NEG	A $\leftarrow 00 - A$			OTIR	B $\leftarrow B - 1$ (C) $\leftarrow (HL), HL \leftarrow HL + 1$	
CCF	CY $\leftarrow \overline{CY}$			OUTD	B $\leftarrow B - 1$ (C) $\leftarrow (HL), HL \leftarrow HL - 1$	
SCF	CY $\leftarrow 1$			OTDR	B $\leftarrow B - 1$ (C) $\leftarrow (HL), HL \leftarrow HL - 1$	
NOP	No operation				Repeat until B = 0	
HALT	Halt CPU					
DI	Disable Interrupts			JP nn	PC $\leftarrow nn$	
EI	Enable Interrupts			JP cc, nn	If condition cc is true PC $\leftarrow nn$ , else continue	cc { NZ Z NC C }
IM 0	Set interrupt mode 0	8080A mode		JR e	PC $\leftarrow PC + e$	
IM 1	Set interrupt mode 1	Call to 0038H		JR kk, e	If condition kk is true PC $\leftarrow PC + e$ , else continue	kk { NZ Z NC }
IM 2	Set interrupt mode 2	Indirect Call		JP (ss)	PC $\leftarrow ss$	
RLC s				DJNZ e	B $\leftarrow B - 1$ , if B = 0 continue, else PC $\leftarrow PC + e$	ss = HL, IX, IY
RL s				CALL nn	(SP-1) $\leftarrow PC_H$ (SP-2) $\leftarrow PC_L, PC \leftarrow nn$	
RRC s				CALL cc, nn	If condition cc is false continue, else same as CALL nn	cc { NZ Z NC C }
RR s				RST L	(SP-1) $\leftarrow PC_H$ (SP-2) $\leftarrow PC_L, PC_H \leftarrow 0$ PC_L $\leftarrow L$	
SLA s		s $\equiv r, (HL)$ (IX+e), (IY+e)		RET	PC_L $\leftarrow (SP)$ , PC_H $\leftarrow (SP+1)$	
SRA s				RET cc	If condition cc is false continue, else same as RET	cc { NZ Z NC C }
SRL s				RETI	Return from interrupt, same as RET	
RLD				RETN	Return from non- maskable interrupt	
RRD						

# A.C. Characteristics

# Z80-CPU

$T_A = 0^\circ C$  to  $70^\circ C$ ,  $V_{CC} = +5V \pm 5\%$ , Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
$\Phi$	$t_c$ $t_w(\Phi H)$ $t_w(\Phi L)$ $t_r, t_f$	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Time	4 180 180 180	[12] [E] 2000 30	nsec nsec nsec nsec	
$A_{0-15}$	$t_D(AD)$ $t_F(AD)$ $t_{acm}$ $t_{aci}$ $t_{ca}$ $t_{caf}$	Address Output Delay Delay to Float Address Stable Prior to MREQ (Memory Cycle) Address Stable Prior to IORQ, RD or WR (I/O Cycle) Address Stable from RD or WR Address Stable From RD or WR During Float		145 110 [1] [2] [3] [4]	nsec nsec nsec nsec nsec nsec	$C_L = 50pF$
$D_{0-7}$	$t_D(D)$ $t_F(D)$ $t_{s\Phi}(D)$ $t_{s\bar{\Phi}}(D)$ $t_{dcm}$ $t_{dci}$ $t_{cdf}$	Data Output Delay Delay to Float During Write Cycle Data Setup Time to Rising Edge of Clock During M1 Cycle Data Setup Time to Falling Edge of Clock During M2 to M5 Data Stable Prior to WR (Memory Cycle) Data Stable Prior to WR (I/O Cycle) Data Stable From WR		260 90 50 60 [5] [6] [7]	nsec nsec nsec nsec nsec nsec nsec	$C_L = 200pF$
	$t_H$	Any Hold Time for Setup Time		0	nsec	
MREQ	$t_{DL\bar{\Phi}}(MR)$ $t_{DH\bar{\Phi}}(MR)$ $t_{DH\bar{\Phi}}(MR)$ $t_w(MRL)$ $t_w(MRH)$	MREQ Delay From Falling Edge of Clock, MREQ Low MREQ Delay From Rising Edge of Clock, MREQ High MREQ Delay From Falling Edge of Clock, MREQ High Pulse Width, MREQ Low Pulse Width, MREQ High		100 100 100 [8] [9]	nsec nsec nsec nsec nsec	$C_L = 50pF$
IORQ	$t_{DL\bar{\Phi}}(IR)$ $t_{DL\bar{\Phi}}(IR)$ $t_{DH\bar{\Phi}}(IR)$ $t_{DH\bar{\Phi}}(IR)$	IORQ Delay From Rising Edge of Clock, IORQ Low IORQ Delay From Falling Edge of Clock, IORQ Low IORQ Delay From Rising Edge of Clock, IORQ High IORQ Delay From Falling Edge of Clock, IORQ High		90 110 100 110	nsec nsec nsec nsec	$C_L = 50pF$
RD	$t_{DL\bar{\Phi}}(RD)$ $t_{DL\bar{\Phi}}(RD)$ $t_{DH\bar{\Phi}}(RD)$ $t_{DH\bar{\Phi}}(RD)$	RD Delay From Rising Edge of Clock, RD Low RD Delay From Falling Edge of Clock, RD Low RD Delay From Rising Edge of Clock, RD High RD Delay From Falling Edge of Clock, RD High		100 130 100 110	nsec nsec nsec nsec	$C_L = 50pF$
WR	$t_{DL\bar{\Phi}}(WR)$ $t_{DL\bar{\Phi}}(WR)$ $t_{DH\bar{\Phi}}(WR)$ $t_w(WRL)$	WR Delay From Rising Edge of Clock, WR Low WR Delay From Falling Edge of Clock, WR Low WR Delay From Falling Edge of Clock, WR High Pulse Width, WR Low		80 90 100 [10]	nsec nsec nsec nsec	$C_L = 50pF$
M1	$t_{DL}(M1)$ $t_{DH}(M1)$	M1 Delay From Rising Edge of Clock, M1 Low M1 Delay From Rising Edge of Clock, M1 High		130 130	nsec nsec	$C_L = 30pF$
RFSH	$t_{DL}(RF)$ $t_{DH}(RF)$	RFSH Delay From Rising Edge of Clock, RFSH Low RFSH Delay From Rising Edge of Clock, RFSH High		180 150	nsec nsec	$C_L = 30pF$
WAIT	$t_s(WT)$	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT	$t_D(HT)$	HALT Delay Time From Falling Edge of Clock		300	nsec	$C_L = 50pF$
INT	$t_s(IT)$	INT Setup Time to Rising Edge of Clock	80		nsec	
NMI	$t_w(NML)$	Pulse Width, NMI Low	80		nsec	
BUSRQ	$t_s(BQ)$	BUSRQ Setup Time to Rising Edge of Clock	80		nsec	
BUSAK	$t_{DL}(BA)$ $t_{DH}(BA)$	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		120 110	nsec nsec	$C_L = 50pF$
RESET	$t_s(RS)$	RESET Setup Time to Rising Edge of Clock	90		nsec	
	$t_F(C)$	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	
	$t_{mr}$	M1 Stable Prior to IORQ (Interrupt Ack.)	[11]		nsec	

$$[12] t_{mr} = t_w(\Phi H) + t_w(\Phi L) + t_r + t_f$$

$$[1] t_{dem} = t_w(\Phi H) + t_f - 75$$

$$[2] t_{aci} = t_c - 80$$

$$[3] t_{ca} = t_w(\Phi L) + t_f - 40$$

$$[4] t_{caf} = t_w(\Phi L) + t_r - 60$$

$$[5] t_{dem} = t_c - 180$$

$$[6] t_{dci} = t_w(\Phi L) + t_r - 180$$


$$[7] t_{cdf} = t_w(\Phi L) + t_f - 50$$

$$[8] t_w(MRL) = t_c - 40$$

$$[9] t_w(MRH) = t_w(\Phi H) + t_f - 30$$

$$[10] t_w(WR) = t_c - 40$$

$$[11] t_{mr} = 2t_c + t_w(\Phi H) + t_f - 80$$




Load circuit for Output

## NOTES:

- A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORQ are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- C. The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance  
 $T_A = 70^\circ C$     $V_{CC} = +5V \pm 5\%$   
 (1)  $\Delta C_L = +100pF$  ( $A_0 - A_{15}$  and Control Signals), add 30 ns to timing shown.
- E. Although static by design, testing guarantees  $t_w(\Phi H)$  of 200 μsec maximum

## A.C. Timing Diagram

Timing measurements are made at the following voltages, unless otherwise specified:



# Absolute Maximum Ratings

Temperature Under Bias	Specified operating range -55°C to +150°C
Storage Temperature	-55°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

## \*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: For Z80-CPU all AC and DC characteristics remain the same for the military grade parts except  $I_{CC}$ .

$$I_{CC} = 200 \text{ mA}$$

## Z80-CPU D.C. Characteristics

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
$V_{ILC}$	Clock Input Low Voltage	-0.3		0.45	V	
$V_{IHC}$	Clock Input High Voltage	$V_{CC} - 2$		$V_{CC}$	V	
$V_{IL}$	Input Low Voltage	-0.3		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage			0.4	V	$I_{OL} = 1.8\text{mA}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = -250\mu\text{A}$
$I_{CC}$	Power Supply Current			150	mA	$t_c = 400\text{nsec}$
$I_{LI}$	Input Leakage Current			10	$\mu\text{A}$	$V_{IN} = 0$ to $V_{CC}$
$I_{LOH}$	Tri-State Output Leakage Current in Float			10	$\mu\text{A}$	$V_{OUT} = 2.4$ to $V_{CC}$
$I_{OL}$	Tri-State Output Leakage Current in Float			-10	$\mu\text{A}$	$V_{OUT} = 0.4\text{V}$
$I_{ID}$	Data Bus Leakage Current in Input Mode			$\pm 10$	$\mu\text{A}$	$0 \leq V_{IN} \leq V_{CC}$

## Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,

unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
$C_\Phi$	Clock Capacitance	35	pF
$C_{IN}$	Input Capacitance	5	pF
$C_{OUT}$	Output Capacitance	10	pF

## Z80-CPU Ordering Information

C - Ceramic

P - Plastic

S - Standard  $5V \pm 5\%$   $0^\circ$  to  $70^\circ\text{C}$

E - Extended  $5V \pm 5\%$   $-40^\circ$  to  $85^\circ\text{C}$

M - Military  $5V \pm 10\%$   $-55^\circ$  to  $125^\circ\text{C}$

## Z80A-CPU D.C. Characteristics

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
$V_{ILC}$	Clock Input Low Voltage	-0.3		0.45	V	
$V_{IHC}$	Clock Input High Voltage	$V_{CC} - 2$		$V_{CC}$	V	
$V_{IL}$	Input Low Voltage	-0.3		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage			0.4	V	$I_{OL} = 1.8\text{mA}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = -250\mu\text{A}$
$I_{CC}$	Power Supply Current	90	200	mA		$t_c = 250\text{nsec}$
$I_{LI}$	Input Leakage Current			10	$\mu\text{A}$	$V_{IN} = 0$ to $V_{CC}$
$I_{LOH}$	Tri-State Output Leakage Current in Float			10	$\mu\text{A}$	$V_{OUT} = 2.4$ to $V_{CC}$
$I_{OL}$	Tri-State Output Leakage Current in Float			-10	$\mu\text{A}$	$V_{OUT} = 0.4\text{V}$
$I_{ID}$	Data Bus Leakage Current in Input Mode			$\pm 10$	$\mu\text{A}$	$0 \leq V_{IN} \leq V_{CC}$

## Capacitance

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,

unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
$C_\Phi$	Clock Capacitance	35	pF
$C_{IN}$	Input Capacitance	5	pF
$C_{OUT}$	Output Capacitance	10	pF

## Z80A-CPU Ordering Information

C - Ceramic

P - Plastic

S - Standard  $5V \pm 5\%$   $0^\circ$  to  $70^\circ\text{C}$

$T_A = 0^\circ C$  to  $70^\circ C$ ,  $V_{cc} = +5V \pm 5\%$ . Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
$\Phi$	$t_c$	Clock Period	.25	1121	μsec	
	$t_w(\Phi H)$	Clock Pulse Width, Clock High	110	[E]	nsec	
	$t_w(\Phi L)$	Clock Pulse Width, Clock Low	110	2000	nsec	
	$t_r, t_f$	Clock Rise and Fall Time		.30	nsec	
$A_{0-15}$	$t_D(AD)$	Address Output Delay		110	nsec	$C_L = 50pF$
	$t_F(AD)$	Delay to Float		90	nsec	
	$t_{acm}$	Address Stable Prior to MREQ (Memory Cycle)	[11]		nsec	
	$t_{aci}$	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[12]		nsec	
	$t_{ca}$	Address Stable from RD, WR, IORQ or MREQ	[13]		nsec	
	$t_{caf}$	Address Stable From RD or WR During Float	[14]		nsec	
$D_{0-7}$	$t_D(D)$	Data Output Delay		150	nsec	$C_L = 50pF$
	$t_F(D)$	Delay to Float During Write Cycle		90	nsec	
	$t_{SF}(D)$	Data Setup Time to Rising Edge of Clock During M1 Cycle	35		nsec	
	$t_{SF}(D)$	Data Setup Time to Falling Edge of Clock During M2 to M5	50		nsec	
	$t_{dcm}$	Data Stable Prior to WR (Memory Cycle)	[15]		nsec	
	$t_{dci}$	Data Stable Prior to WR (I/O Cycle)	[16]		nsec	
	$t_{cdf}$	Data Stable From WR	[17]		nsec	
	$t_H$	Any Hold Time for Setup Time		0	nsec	
$MREQ$	$t_{DL\bar{\Phi}}(MR)$	MREQ Delay From Falling Edge of Clock, MREQ Low		85	nsec	$C_L = 50pF$
	$t_{DH\bar{\Phi}}(MR)$	MREQ Delay From Rising Edge of Clock, MREQ High		85	nsec	
	$t_{DH\bar{\Phi}}(MR)$	MREQ Delay From Falling Edge of Clock, MREQ High		85	nsec	
	$t_w(MRL)$	Pulse Width, MREQ Low	[18]		nsec	
	$t_w(MRH)$	Pulse Width, MREQ High	[19]		nsec	
$IORQ$	$t_{DL\bar{\Phi}}(IR)$	IORQ Delay From Rising Edge of Clock, IORQ Low		75	nsec	$C_L = 50pF$
	$t_{DL\bar{\Phi}}(IR)$	IORQ Delay From Falling Edge of Clock, IORQ Low		85	nsec	
	$t_{DH\bar{\Phi}}(IR)$	IORQ Delay From Rising Edge of Clock, IORQ High		85	nsec	
	$t_{DH\bar{\Phi}}(IR)$	IORQ Delay From Falling Edge of Clock, IORQ High		85	nsec	
$RD$	$t_{DL\bar{\Phi}}(RD)$	RD Delay From Rising Edge of Clock, RD Low		85	nsec	$C_L = 50pF$
	$t_{DL\bar{\Phi}}(RD)$	RD Delay From Falling Edge of Clock, RD Low		95	nsec	
	$t_{DH\bar{\Phi}}(RD)$	RD Delay From Rising Edge of Clock, RD High		85	nsec	
	$t_{DH\bar{\Phi}}(RD)$	RD Delay From Falling Edge of Clock, RD High		85	nsec	
$WR$	$t_{DL\bar{\Phi}}(WR)$	WR Delay From Rising Edge of Clock, WR Low		65	nsec	$C_L = 50pF$
	$t_{DL\bar{\Phi}}(WR)$	WR Delay From Falling Edge of Clock, WR Low		80	nsec	
	$t_{DH\bar{\Phi}}(WR)$	WR Delay From Falling Edge of Clock, WR High		80	nsec	
	$t_w(WRL)$	Pulse Width, WR Low	[10]		nsec	
$M1$	$t_{DL}(M1)$	M1 Delay From Rising Edge of Clock, M1 Low		100	nsec	$C_L = 50pF$
	$t_{DH}(M1)$	M1 Delay From Rising Edge of Clock, M1 High		100	nsec	
$RFSH$	$t_{DL}(RF)$	RFSH Delay From Rising Edge of Clock, RFSH Low		130	nsec	$C_L = 50pF$
	$t_{DH}(RF)$	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec	
$WAIT$	$t_s(WT)$	WAIT Setup Time to Falling Edge of Clock	70		nsec	
$HALT$	$t_D(HT)$	HALT Delay Time From Falling Edge of Clock		300	nsec	$C_L = 50pF$
$INT$	$t_s(IT)$	INT Setup Time to Rising Edge of Clock	80		nsec	
$NMI$	$t_w(NML)$	Pulse Width, NMI Low	80		nsec	
$BUSRQ$	$t_s(BQ)$	BUSRQ Setup Time to Rising Edge of Clock	50		nsec	
$BUSAK$	$t_{DL}(BA)$	BUSAK Delay From Rising Edge of Clock, BUSAK Low		100	nsec	$C_L = 50pF$
	$t_{DH}(BA)$	BUSAK Delay From Falling Edge of Clock, BUSAK High		100	nsec	
$RESET$	$t_s(RS)$	RESET Setup Time to Rising Edge of Clock	60		nsec	
	$t_F(C)$	Delay to Float (MREQ, IORQ, RD and WR)		80	nsec	
	$t_{mr}$	M1 Stable Prior to IORQ (Interrupt Ack.)	[111]		nsec	

$$[12] t_c = t_w(\Phi H) + t_w(\Phi L) + t_r + t_f$$

$$[1] t_{acm} = t_w(\Phi H) + t_f - 65$$

$$[2] t_{aci} = t_c - 70$$

$$[3] t_{ca} = t_w(\Phi L) + t_r - 50$$

$$[4] t_{caf} = t_w(\Phi L) + t_r - 45$$

$$[5] t_{dcm} = t_c - 170$$

$$[6] t_{dci} = t_w(\Phi L) + t_r - 170$$


$$[7] t_{cdf} = t_w(\Phi L) + t_r - 70$$

$$[8] t_w(\overline{MRL}) = t_c - 30$$

$$[9] t_w(\overline{MRH}) = t_w(\Phi H) + t_f - 20$$

$$[10] t_w(\overline{WRL}) = t_c - 30$$

$$[11] t_{mr} = 2t_c + t_w(\Phi H) + t_f - 65$$



Load circuit for Output

#### NOTES:

A. Data should be enabled onto the CPU data bus when  $\overline{RD}$  is active. During interrupt acknowledge data should be enabled when  $M1$  and  $IORQ$  are both active.

B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.

C. The  $RESET$  signal must be active for a minimum of 3 clock cycles.


D. Output Delay vs. Loaded Capacitance

$T_A = 70^\circ C$     $V_{cc} = +5V \pm 5\%$


Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees  $t_w(\Phi H)$  of 200 μsec maximum

# Package Configuration



# Package Outline



\*Dimensions for metric system are in parentheses

## ZILOG EUROPEAN DISTRIBUTORS

### AUSTRIA

Kontron Ges. M.B.H. & Co Kg  
A-1140 Wein  
Ameisg 49  
Tel: 94 56 46  
Twx: 01-1699

### BELGIUM

Heliograph  
Minister de Saegerlaan 1  
B-9220 Merelbeke  
Tel: 091/30 13 14  
Twx: 12104

### DENMARK

SC Metric A/S  
Skodsborgvej 305  
2850 Naerum  
Tel: 02/80 42 00  
Twx: 37163

### FRANCE

A2M  
40 rue des Tilleuls  
92100 Boulogne  
Tel: 603 66 40  
Twx: 200491

### FINLAND

Finn Metric OY  
Ahertajantie 6D  
02100 Espoo  
Tel: 90/46 08 44  
Twx: 122018

### GERMANY

Kontron Elektronik GmbH  
Oskar von Miller Strasse 1  
8057 Eching bei Munchen  
Tel: 08165 77321  
Twx: 526512

### GREECE

Microsystems O.E.  
16 Averof Street  
Athens 103  
Greece  
Tel: 822-3064  
Twx: 214912

### ITALY

Eziimar SPA  
via Francesco Ferruccio 2  
20145 Milan  
Tel: 3493539 or 3490084  
Twx: 25543

### NETHERLANDS

Tekelec Airtronic  
Kruislaan 235  
Amsterdam  
Tel: 92 87 66  
Twx: 16009

### NORWAY

Metric A. S.  
Postboks 85  
Bekkelagshogda  
Oslo 11  
Tel: 28 26 24  
Twx: 18461

### SPAIN

Unitronics S. A.  
Princesa 1  
Madrid (13)  
also in Barcelona  
Tel: 242 52 04  
Twx: 22596

### SWEDEN

Scandia Metric AB  
Banvaktsvagen 20  
Fack S171 19  
Solna 1  
Tel: 82 04 00  
Twx: 10766

### SWITZERLAND

Stoltz AG  
Ch 8968 Mutschellen  
Tel: 057 5 46 55  
Twx: 54070

### UNITED KINGDOM

Cramer Electronics  
16 Uxbridge Road  
Ealing  
London W5 2BP  
Tel: 01 579 3001  
Twx: 933592

Micropower Limited  
Hampstead House  
Basingstoke  
Hants. RG21 1LG  
Tel: (0256) 54121  
Twx: 858572

Memec Systems Limited  
Thame Park Industrial Estate  
Thame  
Oxfordshire OX9 3SR  
Tel: 084 421 3149  
Twx: 837508

