

# COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road, Norristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

# **NMOS**

# 6508 MICROPROCESSOR WITH RAM AND I/O

#### **DESCRIPTION**

The 6508 is a low-cost microprocessor capable of solving a brand range of small-systems and peripheral-control problems at minimum cost to the user.

One full page (256 bytes) of RAM is located (on chip) concurrently at Page 0 and Page 1, allowing Zero Page Addressing and stack operations with no additional RAM.

An 8-bit Bi-Directional I/O Port is Icoated on-chip with the Output Register at Address 0001. The I/O Port is bit-by-bit programmable. The Data Direction register is at Address 0000.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.


The internal processor architecture is identical to the Commodore Semiconductor Group 6502 to provide software compatibility.

#### FEATURES OF THE 6508 . . .

- 8-Bit Bi-Directional I/O Port
- 256 Bytes fully Static RAM (internal)
- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz, 2MHz (Suffix "A"), and 3MHz (Suffix "B")
- Use with any type or speed memory.

#### 6508 PIN CONFIGURATION

				_
RES	1		40	ø <sub>2</sub> IN
Ø1 IN	2		39	R/W
ĪRQ	3		38	$DB_0$
AEC	4		37	DB <sub>1</sub>
∨CC	5		36	DB <sub>2</sub>
$A_{\rm O}$	6		35	$DB_3$
$A_1$	7		34	DB <sub>4</sub>
$A_2$	8		33	DB <sub>5</sub>
$A_3$	9	6508	32	DB <sub>6</sub>
$A_4$	10	0000	31	DB <sub>7</sub>
<b>A</b> <sub>5</sub>	11		30	Po
$A_6$	12		29	P <sub>1</sub>
<b>A</b> <sub>7</sub>	13		28	P <sub>2</sub>
A <sub>8</sub>	14		27	$P_3$
$A_9$	15		26	P <sub>4</sub>
A <sub>10</sub>	16		25	P <sub>5</sub>
A <sub>11</sub>	17		24	P <sub>6</sub>
A <sub>12</sub>	18		23	P <sub>7</sub>
A <sub>13</sub>	19		22	A <sub>15</sub>
٧ <sub>SS</sub>	20		21	A <sub>14</sub>
				,



#### 6508 CHARACTERISTICS


## **MAXIMUM RATINGS**


RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V <sub>CC</sub>	-0.3 to $+7.0$	Vdc
INPUT VOLTAGE	Vin	-0.3  to + 7.0	Vdc
OPERATING TEMPERATURE	TA	0 to + 70	°C
STORAGE TEMPERATURE	TSTG	-55 to + 150	°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

# ELECTRICAL CHARACTERISTICS (Vcc = 5.0V $\pm$ 5%, Vss = 0, TA = 0 $^{\circ}$ to + 70 $^{\circ}$ C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage					,
Ø <sub>1</sub> , Ø <sub>2(in)</sub>	VIH	Vcc - 0.2	_	Vcc + 1.0V	Vdc
Input High Voltage			li		
RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data		Vss + 2.0		_	Vdc
Input Low Voltage				:	
Ø <sub>1</sub> , Ø <sub>2(in)</sub>	VIL	Vss - 0.3	_	Vss + 0.2	Vdc
RES, P <sub>0</sub> -P <sub>7</sub> IRQ, Data		_		Vss + 0.8	Vdc
Input Leakage Current					İ
$(V_{in} = 0 \text{ to } 5.25V, Vcc = 5.25V)$ Logic	lin			2.5	
$\emptyset_1, \emptyset_{2(in)}$		_	_	100	ALL, ALL
Three State (Off State) Input Current					
$(V_{in} = 0.4 \text{ to } 2.4V, Vcc = 5.25V)$					
Data Lines	ITSI	_	_	10	μA
Output High Voltage					
$(I_{OH} = -100\mu Adc, Vcc = 4.75V)$ Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	VOH	Vss + 2.4	_	_	Vdc
					, , ,
Out Low Voltage $(I_{OL} = 1.6 \text{mAdc}, Vcc = 4.75 \text{V})$					
Data, A0-A15, R/W, P <sub>0</sub> -P <sub>7</sub>	VOL	_	_	Vss + 0.4	Vdc
Power Supply Current	ICC	_	125	220	mA
Capacitance	С				pF
$V_{in} = 0$ , $T_A = 25$ C, $f = 1$ MHz) Logic, $P_0$ - $P_7$	C			10	
Data	C <sub>in</sub>	_	_	10	
A0-A15, R/W	C <sub>out</sub>	_	_	15	
$\mathcal{O}_1$	C <b>Ø</b> 1	_	30	50	
Ø <sub>2</sub>	C <b>Ø</b> 2	_	50	80	





#### **AC CHARACTERISTICS**

1 MHz TIMING

2 MHz TIMING

**3 MHz TIMING** 

ELECTRICAL CHARACTERISTICS (VCC = 5V  $\pm$  5%, VSS = 0V, TA = 0 -70 C) Minimum Clock Frequency = 50 KHz

## **CLOCK TIMING**

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.
Cycle Time	TCYC	1000	_	_
Clock Pulse Width Ø1 (Measured at VCC — 0.2V) Ø2	PWHØ1 PWH <b>Ø</b> 2	430 470		_
Fall Time. Rise Time (Measured from 0.2V to VCC — 0.2V)	T <sub>F</sub> . T <sub>R</sub>	_	_	25
Delay Time between Clocks (Measured at 0.2V)	ТD	0		-

MIN.	TYP.	MAX.
500	-	
215 235	_	_
	-	15
0		-

MIN.	TYP.	MAX.	UNITS
333			ns
150 160	_	_	ns
_	-	15	ns
0	_	_	ns

READ/WRITE TIMING (LOAD=1 TTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	M
Read/Write Setup Time from 6508	TRWS	_	100	300	
Address Setup Time from 6508	TADS	-	100	300	-
Memory Read Access Time	TACC	_	_	575	_
Data Stability Time Period	TDSU	100	_		5
Data Hold Time-Read	THR	10	_	_	1
Data Hold Time-Write	T <sub>HW</sub>	10	30	_	1
Data Setup Time from 6508	TMDS		150	200	_
Address Hold Time	тна	10	30	-	1
R/W Hold Time	THRW	10	30	_	1
Delay Time, Ø2 negative transition to Peripheral Data valid	<sup>T</sup> PDW	_	_	1000	_
Peripheral Data Setup Time	T <sub>PDSU</sub>	300			12
Address Enable Setup Time	TAES		_	75	****
Data Enable Setup Time	TDES	_	_	120	
Address Disable*	TAED	_		120	_
Data Disabie*	TDED	_	_	130	

MIN.	TYP.	MAX.	7	MIN.	TYP.	MAX.	UNITS
	100	150			80	125	ns
_	100	150			80	125	ns
		300				170	ns
50		_		30		_	ns
10		_		10	_	_	ns
10	30	_		10	_	_	ns
	75	100			70	100	ns
10	30	_		10	30	_	ns
10	30	_		10	30	_	ns
_	_	500		_	_	333	ns
125		_		50	_	_	ns
		75				75	ns
_		120				120	ns
		120			_	120	ns
		130				130	ns

The 6508 requires a two phase non-overlapping clock that runs at the Vcc voltage level.

<sup>\*1</sup> TTL Load, CL = 30 pF

#### SIGNAL DESCRIPTION

#### Clocks $(\emptyset_1, \emptyset_2)$

The 6508 requires a two phase non-overlapping clock that runs at the Vcc voltage level.

## Address Bus (A<sub>0</sub>-A<sub>15</sub>)

The three state outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

#### Data Bus (D<sub>0</sub>-D<sub>7</sub>)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

#### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

#### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The micorprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

#### Address Enable Control (AEC)

The Address Bus, R/W and Data Bus are valid only when the Address Enable Control line is high. When low, the Address Bus, R/W and Data Bus are in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

#### I/O Port (Po-P7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

#### Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

#### ADDRESSING MODES

**ACCUMULATOR ADDRESSING** — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESSING** — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

**ABSOLUTE ADDRESSING** — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

**ZERO PAGE ADDRESSING** — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

 $\ensuremath{\mathsf{IMPLIED}}$  ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING** — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is — 128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

**INDIRECT INDEXED ADDRESSING** — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

**ABSOLUTE INDIRECT** — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

## INSTRUCTION SET — ALPHABETIC SEQUENCE

ADS	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift left One Bit (Memory or Accumulator)
BCC BCS BEQ BIT BMI BNE BPL	Branch on Carry Clear Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result not Zero Branch on Result Plus

BRK Force Break
BVC Branch on Overflow Clear
BVS Branch on Overflow Set

CLC Clear Carry Flag
CLD Clear Decimal Mode
CLI Clear Interrupt Disable Bit
CLV Clear Overflow Flag

CMP Compare Memory and Accumulator
CPX Compare Memory and Index X
CPY Compare Memory and Index Y

DEC Decrement Memory by One DEX Decrement Index X by One

DEX Decrement Index X by One DEY Decrement Index Y by One

EOR "Exclusive or" Memory with Accumulator

INC Increment Memory by One INX Increment Index X by One Increment Index Y by One

JMP Jump to New Location

JSR Jump to New Location Saving Return Address

LDA Load Accumulator with Memory LDX Load Index X with Memory LDY Load Index Y with Memory

LSR Shift One Bit Right (Memory or Accumulator)

NOP No Operation

ORA "OR" Memory with Accumulator
PHA Push Accumulator on Stack
PHA Push Processor Status on Stack
PLA Pull Accumulator from Stack
PLP Pull Processor Status from Stack

ROL Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator)

RTI Return from Interrupt RTS Return from Subroutine

SBC Subtract Memory from Accumulator with Borrow

SEC Set Carry Flag
SED Set Decimal Mode
SEI Set Interrupt Disable Status
STA Store Accumulator in Memo

STA Store Accumulator in Memory
STX Store Index X in Memory
STY Store Index Y in Memory

TAX Transfer Accumulator to Index X
TAY Transfer Accumulator to Index Y

TSX Transfer Stack Pointer to Index X
TXA Transfer Index X to Accumulator
TXS Transfer Index X to Stack Register

TYA Transfer Index Y to Accumulator

## PROGRAMMING MODEL




# $\textbf{INSTRUCTION SET} - \textbf{OP CODES}, \ \textbf{Execution Time}, \ \textbf{Memory Requirements}$

			INSTRUCTIONS		1849	AEDIA!	E	ABSOL	UTE	ZER	O PAG	ΕĪ	ACC	UM.	Ti	₩PL/E	n T	COME	D. X1	1	IND	Y	,	PAGE	¥	40	s. z	Τ-	ABS.	·		ELATI	ut.		NOIREC	CT T	7	PAGE. Y	,	co	Mus	าเกม	COC	150
	MNEMO	NIC	OPERATION		QP.	4	= C	e h	T a	CP	11	# K			OP		- 1	OP I	<u> </u>		_				_		_	_	2 .							-		· .	1					
Ä	С	- :	4 - 17 - 3 → 4	4	69	2	2 61			65		2	+	+	+		-	51 6	_	_	1 5		-	1		7D	_		9 4		CP	1	-		H	-	132	H	$\rightarrow$		•			
Δ	•1		1 2 + 51 → A		i I	- 1	2   20	- 1	1 -	1 1	- 1	2	-			i		21 6		- 1	- 1	1 -	1	i	ı	3D1	- 1	- 1	9 4			ļ	1						'	٠ ،	•	-		•
-	S		C + C - 0				- 1		1	06	- 1	- 1	Δ .	١,				'   '	1	- [ '	1	-	1	2	ł				-	1,						Ιi				• •				
8	C	0	8BANCHONIC - 0	2.			1		1			֓֟֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓							Ì	1		i	1 "	Ι.			`   <del>'</del>	`		Į		١.				il			- [	,		-		
8	Ċ	S	BRANCHIONIC - 1	(2)																			ŀ	١.			-				80 B0	ł						.						
6	Ε	J	8841,0H 01, Z - 1	-21	1	$\dashv$	+	+	+	-	+	+	+	+	╁	H	-	+	+	+	+	+	⊢	-		-	+	+-	+-	_	FØ	Li.	5	⊢	$\vdash$	H		-+	+	-				
8		-	4 - 9	_	il		20		,	24	3	.							ŀ							1	-		}		FU	2	*				. 1			-				_
В	M	:	BEANCH ON N. 1	2.					ľ		"   '	1		1			- 1										İ		}	ĺ		_		ŀ		Н	.	.	\ 	45.1				- M
8	21	Ε	BRANCH ON Z Ø	21		- 1				П																					30 DØ					Ιİ	ı		- 1					-
В	ρ	1	6 N I/O HOW 98	2		- 1								i			- 1	İ				1							1	1	ĺ		2	l	П		.	.	- 1	-				
В	A	٠,				-+	+	+	+-	H	+	+	+-	╁	00	-	╗	+	+-	+	+	+		$\vdash$	-	$\vdash$	+	+	+	⊢	10	-	2	⊢	Н	H		+	+					
9	V	0	BRANCH ON VIII 8	21					ľ		Į				1													i				,	Ì.,		1		.		- 1			- :		
9	v	5	BRANCH ON V 1	2.								ŀ	ŀ					-						1							50 Ta		2						- 1					-
С	L	0	2 → 5	-		- 1		İ	l						19	2					İ										. 43	4	2							-				-
С	Ę	2	3 → 3					ļ						1	D8	1 1		ı	1					i I												Н			1		- 6	] -		
Ü			2-4		-	+	+	+	╁	$\vdash$	-+	+	+-	+-	58		-	+	+	+	+	+-	┢	H		+	+	+	╁	ļ.,	-	-	├	⊢	Н	⊢⊹	-		+	_	_		- 0	
-	_		2 → .										İ		88	1 1	.					1	ļ													Н			- [ 1	_		. 0	ð –	-
C	1,1	r	å = */	-1.	СЭ	2	2  00	4	3	05	3 3	.			100	-		. 6	,   ,		.   _		05	١. ا	٠, ا	DD -	٠. ا	1.	١.	3						Н			- [.					
C	2	,	V = 1.1			- 1	2 E		1		L.	,				1	ľ				1	ľ			Ĺ	LAD .		0	1	]						П	- 1		Ι,	•	,	_		-
С	ρ		- + = M			- 1	2   00			1 [		, ]			1				1					H			1		1	i						1	- 1		Ι,	,	•	-		-
-	£	-	9 - 1 → 9	_			_	-	_	C61		+	+	+	+-	$\vdash$	+	+	+-	+	╁	╁	06	ó	2	DE :	- 13	+	╁	-	Н	_	H		-	$\vdash$	-+	-+	+		•		_	
С	E	*	* = * → *								- 1	ł			CA	2			1					ľ	٠		ľ		İ									ľ	.			_		-
0	Ε		Y = 1 → 1									1			88		.					1											. 1						'				_	
F	0	2	2 - 12 → 2	,	19	2	1:5	4	3	40	3 /	,			1~	-		11 6	. [ ,	_		-3	55	١,	,	50 -	١,	50		3							1	- 1						_
	4	Ç	₩ - 1 → ₩			- [		1		E6				1	Ι.	i	Ţ		1	ľ	1.					FE 2		1	7									- 1	.			_		
	- N.	- 1	(-:→(			$^{\dagger}$	+	1	Н		+	+	+	+	E9	7	7	+	+	+	+	+	Ť	-	-		+	+-	+-		Н	-	-		$\vdash$	$\vdash$	+	+	Ⅎ.	•				
:	•1		¥ - * → *	,		i					İ				C3			-1	-				i		ļ														.	•	-	_	_	_
1	•,	F	JUMPITO NEW LOC				40	3	3						1	-	-							li	1									60	4	3			ľ.				_	_
3	S	B	JUMP SUB					ä			ļ	ı				- }	- 1	j							ļ				į											_ [				
L.	0	۵			49	2 l.	: AS	i	5	A5	3 .	,					.	l a		P.		10	E5	ا . ا	_	BC 4	٠,	as	ي ا ،	3	-				П	. 1			1.				_	_

				IN	IMEOU	ITE	AB	SOLU	TE	ZERI	PAG	E	ACCUM		IMP	LIED	1	IND. )	4	(1)	KDI. Y	T	Z PAG	E. X	Τ,	ABS. )		A	S. Y	Т	RELA	ATIYE		INDIA	ECT	I.	PAG	ΕY	C	ONO	IITIC	N C	ODE
MN	EMO!	NIC	OPERATION	r.p	٠.	2	Ç÷.	14	: :	JP.	1	# C.	0 .	# (	1D +	. :	CF	·.	: K	್ಟ	٠. ا	: 17	p ·	2	OP.	٠.	=	ÇF.	·. i	=	ρŀ		= 1	51.	=	C P	15	=	-1	ż	С		2
	Ċ		V → r 1	A2	2	-	ΔE	4	3	16	3 .	-		$\exists$	$\neg$	1	T			7	+	T	$\top$	$\top$	1			Er i	- 1	3	$^{+}$	$\dagger$	T	Ť	+	+	14	+	١.	,	_	_	
	-	~	₩ → +	10	12		AC.	4	3	44	3 :				- [	1	l					- le	4 3	2	BC		3	ļ			-	1	- 1	-		1	ļ				_	_	
_	ç	E	Ø <b>→[</b> O → C	1			4E	6	3	46	5 .	2 4	اداد									5	6 6	1.	SE				ŀ			1					i		0	ì			
N	2	₽	NO OPERATION	1					ľ				11		E4 -	١,					-	- 1		1					ł					İ					-	_	_	_	_
0	G	÷	4 . ₩ → A	09	2	2	oc.	4	3 .	05	3 .		11			İ	01	ŝ		٠.,	s .	> 1	5 4	12	:0	,	3	٠	4	3			-								_		_
D	н	4	2 → 1/2 S = 1 → S	$^{\dagger}$	1-1					_	+	+	11	_	48 3	+-	1	-	-	-+	+	+	+	Ť	+-	-	-	-	+	+	+	+	$\pm$	+	+-	-	+	+-	i.	-		_	_
.5	н	p	F→Ms S-1→S								ļ	ļ		- 1	28 3	1											- [		- [										_	_	_	_	_
₽	_	:	\$ - 1 → 8 M, → 4					l		- [	1	ĺ		- 1	58 4	- 1		H		- 1				1			- {		- 1			1	-				!		i.		_	_	_
P		P	8 - →8 M-→0	1							1	Ì		- 1	28 4											Н			+		1	1					ŀ				-S.T.	⊝RE	
2	C	_	- O+ C+				25	6	3	e .	5 3	رد ا د	12	. [	-					1		- 5,	6 6	-	Jae I	-	,	-				-	-		1	1			١.			-	
ä	-	-	-C1-1 01-1	$\vdash$			rii.	-	3 .	-	$\rightarrow$		1	- 1	+	$^{+}$	<u> </u>	Н	-+	+	+	1-	+-	+	+	7	3	-+	+	+	+	Ť	$^{+}$	+	+	+-	†	-		-			
=	•		arar. Mi		İΙ				- 1						:0 e	1.			-	- 1	ŀ			ľ	l l	li	- 1	- 1					1	1		1						ORE	
ς.	7	5	ATR1, 918					ŀ	-					- 1	30 B	1																							_	_	_	_	_
5	Ð	0	A = M = C → A	E9	2	2	EC	4	3 8	:5	3   3	.	1 1				٤٠	6	2 1		=   :	.   <sub>F</sub> .	: 1	2	FD	ا يا	3	- 3	ا ي	٦											3	_	_
3	ε	Ĵ	· → :	İ			ľ	-			1			1	38 3					- 1				1	"		1							-					_	_	,	_	_
S	Ε	C	· → :	-					-	ı	- [				is 2	.	1	Ì				1	1				- 1	İ					ı	-					_	_	_	_	,
S	Ξ		. → .	$\vdash$				寸	1		+	+	$\Box$	1	3 2	1:			ヿ゙	7	+	+	t	$\vdash$	H	$\exists$	7	7	1	+	+	$^{\dagger}$	+	+	+	1	1		_	_	_		
3	Ŧ	4	4 → 1.1			- 1	80	4	3 1	35 -	;   ;				Į		51	â	2 1	, · [	5 L	99		2	90	5	3	إدو	5	3	ļ									_	_	_	
S	-		+ ⇒ ∀				38	4	2 /	6	3 3								-				ı													96	4	3		_	_	_	
S	-	- 2	· → \·		H		8C	4	3 8	34	3   5						H		-1			بي.	1 1	2		- 1	ļ				1		1		1				_	_	_		_
-	A	1	2 → €					- 1					11	á	<u>د ا</u> بر	.				-						- 1		-		ı											_	_	_
T	÷	- 7	A-+-	П		7	$\dashv$	1	T	7	+	$\top$	$\Box$	Á	8 .	Ť.		$\neg$	1	$^{\dagger}$	+	t	1	$\vdash$	Н	$\dashv$	$\dashv$	$^{\dagger}$	$^{\dagger}$	$^{+}$	+	+	+	+	+-	$\vdash$	$\vdash$	Н	,	,		_	_
-	S		S→X			-	ı		1				1	6	A 2				İ	-								- [				ł		ŀ							_	_	_
-	¥	4	< → ∴			i			- 1					8	4 2	.		1								- 1		- 1		1									,		_	_	_
+	¥	S	(→5											- 1	a 2	.										Į													_	_	_	_	_
*	Y	۵	y → ∴									1	Н	9	8 2					-	-						Ì			1									,		_	_	_
:2: :3: :4:	AC AC CA	DD 1 1 DD 2 1 ARRY IN DE	C "M" IF PAGE BOUNDRY IS CROSSE O "YE" F SHANCH OCCURS TO SAME O "M" IF BRANCH OCCURS TO DIFFE NOT -BORROW DIMAL MODE Z FLAG IS INVALIO SLATCH YUST BE CHECKED FOR ZEI	PA(	IT PA				x r A M	ph A M	EMO	Z V JMUL DRY	ATOR PER E	FFE		-		SS			-		ADD SUB! ANE OR		ST					MO NO ME	CLU DDIF DT M EMO	ED 100	iFIE 31	C 7	-	N a			. B.				

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes



# 6508 MEMORY MAP

# **APPLICATIONS NOTES**

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6508.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design, COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.