



T-49-17-06

**UM6502E** 

PRELIMINARY

# 8-Bit Microprocessor

### **Features**

- UM6502E is the enhanced timing version of UM6502
- Single 5V ± 5% power supply
- N channel, silicon gate, depletion load technology
- 56 instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt


- Bi-directional data bus
- Addressable memory range of up to 64K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- 1MHz, 2MHz, 3MHz and 4MHz versions
- On-chip clock options
  - External single clock input
  - Crystal time base input
- Pipeline architecture

### **General Description**


The UM6502/UM6502E/UM6507/UM6512 microprocessors are totally software compatible with one another. These products provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. The UM6502/UM6502E/UM6507 on-chip clock versions are aimed at high

performance, low cost applications where single phase inputs or crystals provide the time base. The UM6512 external clock version is geared for the multi-processor system applications where maximum timing control is mandatory. These products are bus compatible with the MC6800 product offering.

### Pin Configurations



ŘEŠ 🗖	$\overline{}$	28	⊒φ₂ ιουτι
vssd	2	27	□φ <sub>0</sub> (IN).
HDY [	3	28	De/₩
Vcc □	4	25	□ово
A80 🗖	5	24	<b>□</b> 081
AB1 [	8	23	D082
A63 [	7 UM6507	22	J083
A83 🗆	8	21	<b>1084</b>
AB4	9	20	D85
A85 🗖	10	19	D086
AB6 [	11	18	<b>□</b> 087
AB7 [	12	17	DAB12
A88 [	13	16	JABII
A89 [	14	15	<b>□</b> AB10





T-49-17-06
UM6502E

### **Absolute Maximum Ratings\***

### 

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**D.C. Electrical Characteristics**  $(V_{CC} = 5.0V \pm 5\%, T_A = 0 - 70^{\circ}C)$   $(\phi_1, \phi_2 \text{ applies to UM6512}, \phi_0(\text{in}))$  applies to UM6502/UM6502E/UM6507)


Symbol	Characteristics	Min.	Max.	Unit
ViH	Input High Voltage  Logic and \$\phi\$ (in) for  UM6502/UM6502E/UM6507  \[ \begin{array}{c} 1, 2, 3 \text{ MHz} 4 \text{ MHz} \end{array}	+ 2.0 + 3.3	V <sub>CC</sub> V <sub>CC</sub>	V V
	$\phi_1$ and $\phi_2$ only for UM6512 All Speeds	V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 0.25	
VIL	Input Low Voltage Logic, φ <sub>0(in)</sub> (UM6502/UM6502E/UM6507) φ <sub>1</sub> , φ <sub>2</sub> (UM6512)	-0.3 -0.3	+0.8 +0.2	V
քլլ	Input Loading (Vin = 0 V, Vcc = 5.25V) RDY, S.O.	-10	-300	μД
I <sub>ín</sub>	Input Leakage Current $(V_{in} = 0 \text{ to } 5,25 \text{ V, } V_{CC} = 0)$ Logic (Excl. RDY, S,O.) $\phi_1$ , $\phi_2$ (UM6512) $\phi_0$ (in) (UM6502/UM6502E/UM6507)	- - -	2,5 100 10.0	μΑ μΑ μΑ
I <sub>TSI</sub>	Three-State (Off State) Input Current (V <sub>in</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = 5.25 V) DB0-DB7		± 10	μА
V <sub>OH</sub>	Output High Voltage (I <sub>LOAD</sub> = -100 μAdc, V <sub>CC</sub> = 4,75 V) 1, 2 MHz SYNC, DB0-DB7, AB0-AB15, R/W	2.4	-	V
VoL	Output Low Voltage (I <sub>LOAD</sub> = 1.6mAdc, V <sub>CC</sub> = 4.75V) 1, 2 MHz SYNC, DB0-DB7, AB0-AB15, R/W	-	0.4	V
PD	Power Dissipation 1MHz and 2 MHz (V <sub>CC</sub> = 5.25V)	_	700	mW
C C <sub>in</sub>	Capacitance (V <sub>in</sub> = 0, T <sub>A</sub> = 25°C, f = 1 MHz) RES, NMI, RDY, IRQ, S.O., DBE DB0-DB7	- -	10 15 12	pF
C <sub>out</sub> Cφ <sub>0</sub> (in) Cφ <sub>1</sub> Cφ <sub>2</sub>	AB0-AB15, R $\overline{W}$ , SYNC $\phi_0(\text{in})$ (UM6502/UM6502E/UM6507) $\phi_1$ (UM6512) $\phi_2$ (UM9512)	= =	15 50 80	



: 4




**Block Diagram** 



Notes: 1. Clock generator is not included on UM6512.


2. Addressing capability and control options vary with each product.



A 1829.










T-49-17-06 UM6502E

# **Dynamic Operating Characteristics** ( $V_{CC} = 5.0 \pm 5\%$ , $T_A = 0^{\circ}$ to $70^{\circ}$ C)

<b>.</b>		1 M	lHz	2 M	lHz	3 M	lHz	4 N		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min,	Max.	Min.	Max.	Unit
UM6502E										
Cycle Time	TCYC	1.00	40	0.50	40	0.33	40	0.25	40	μs
φ <sub>0</sub> (IN) Low Time <sup>(2)</sup>	TLφο	480	-	240	_	160	-	110	_	กร
$\phi_0$ (IN) High Time <sup>(2)</sup>	ТНφ₀	460	-	240		160	-	115	-	ns
φ <sub>0</sub> Neg to φ <sub>1</sub> Pos Delay <sup>(5)</sup>	T <sub>01+</sub>	10	70	-	50	_	45	_	35	ns
φ <sub>0</sub> Neg to φ <sub>2</sub> Neg Delay <sup>(5)</sup>	τ <sub>02→</sub>	5	` 65	-	45	_	40		35	ns
φ <sub>φ</sub> Pos to φ <sub>1</sub> Neg Delay <sup>(5)</sup>	T <sub>01</sub> _	5	65		45	-	40	-	30	ns
φ <sub>0</sub> Pos to φ <sub>1</sub> Pos Delay <sup>(5)</sup>	T <sub>02+</sub>	15	75	-	45	-	45	_	35	ns
$\phi_0$ (IN) Rise and Fall Time (1)	TRO, TFO	0	30	-	20	-	15	_	10	กร
$\phi_1$ (OUT), Pulse Width	TPWHØ1	Τ <sub>Lφ</sub> ,-20	$\tau_{L\phi_{\alpha}}$	Τ <sub>Lφ。</sub> -20	TLO	Τ <sub>Lφο</sub> -20	TLO.	Τ <sub>Ĺφ</sub> ,-20	TLO.	ns
$\phi_2$ (OUT), Pulse Width	T <sub>PWH</sub> $\phi_2$		Τ <sub>Lφ</sub> -10							ns
Delay Between $\phi_1$ and $\phi_2$	T <sub>D</sub>	5	_	5	_	5	-	5	-	ns
$\phi_1$ and $\phi_2$ Rise and Fall Times (1, 3)	T <sub>R</sub> ,T <sub>F</sub>	_	25	_	25	-	15	-	15	ns
UM6502E										
R/W Setup Time	TRWS	-	125	-	100	-	75	-	60	ns
R/W Hold Time	TRWH	30	-	30	-	15	-	15	-	ns
Address Setup Time	TADS	-	125	-	100	_	75	ļ —	70	ns
Address Hold Time	TADH	30	-	30	-	15	-	15	-	ns
Read Access Time	TACC	-	1000-225	-	500-150	-	330-115	-	250-105	ns
Read Data Setup Time	TDSU	100	-	50		40	-	35	-	ns
Read Data Hold Time	THR	10	-	10	-	10	-	10	_	ns
Write Data Setup Time	T <sub>MDS</sub>	20	175	_	100		75	-	60	ns
Write Data Hold Time	THW	60	-	60	-	30	_	30	_	ns
Sync Setup Time	TSYS		125	_	100	-	75	i –	60	ns
Sync Hold Time	TSYH	30	_	30	_	15	_	15	-	ns
RDY Setup Time <sup>(4)</sup>	TRS	200	_	150	-	120	-	120	-	ns
UM6512										T
Cycle Time	TCYC	1.00	40	0.50	40	0.33	40	0.25	40	μ
φ <sub>1</sub> Pulse Width	TPWHø	430	_	215	-	150	_			ns
φ <sub>1</sub> Pulse Width	T <sub>PWH</sub> <sub>0</sub>	470	-	235	_	160	-			ns
Delay Between $\phi_1$ and $\phi_2$	TD	0	-	0	-	0	-			ns
$\phi_1$ and $\phi_2$ Rise and Fall Times <sup>(1)</sup>	TR.TF	0	25	0	20	0	15			ns

(Cont.)







		1 M	Hz	· 2 M	Hz	3 M	Hz	4 M		Units
Paramet <del>er</del>	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Omis.
UM6502/UM6507		•								
Cycle Time	TCYC	1.00	40	0.60	40	0.33	40	0.25	40	μs
φ, (IN) Low Time <sup>(2)</sup>	TLØ0	480	-	240	-	160	-	110	- '	ns
$\phi_o$ (IN) High Time $^{(2)}$	$T_{H\phi_0}$	460	-	240	-	160	-	115	-	ns
φ <sub>o</sub> Neg to φ <sub>i</sub> Pos Delay <sup>(5)</sup>	T <sub>01+</sub>	10	70	10	70	10	70	10	70	ns
φ <sub>o</sub> Neg to φ <sub>2</sub> Neg Delay <sup>(5)</sup>	T <sub>02-</sub>	5	65	5	65	5	65	5	65	ns
φ <sub>ο</sub> Pos to φ, Neg Delay <sup>(5)</sup>	T <sub>01</sub>	5	65	5	65	5	65	5	65	ns
φ <sub>0</sub> Pos to φ <sub>2</sub> Pos Delay (5)	T <sub>02+</sub>	15	75	.15	75	16	75	15	75	ns
$\phi_o$ (IN) Rise and Fall Time (1)	T <sub>RO</sub> ,T <sub>FO</sub>	0	30	0	20	0	15	0	10	ns
$\phi_1$ (OUT), Pulse Width	TPWHO,	Τ <sub>Lφ</sub> -20	$T_{Loldsymbol{\phi}_0}$	Τ <sub>Lφ</sub> -20	TLØ0	Τ <sub>Lφ</sub> -20	$\tau_{L\phi_{o}}$	Τ <sub>Lφ</sub> -20	$T_{L\phi_0}$	nş
$\phi_2$ (OUT), Pulse Width	TPWH <sub>P</sub> ,	Τ <sub>Lφ</sub> -40	Τ <sub>Lφ</sub> -10	Τ <sub>Lφ</sub> -40	Τ <sub>Lφ0</sub> -40	Τ <sub>Lφ</sub> -40	Τ <sub>Lφ</sub> -10	Τ <sub>Lφ</sub> -40	Τ <sub>Lφο</sub> - 10	ns
Delay Between φ <sub>1</sub> and φ <sub>2</sub>	TD	5	-	5	-	5	-	5	-	ns
$\phi_1$ and $\phi_2$ Rise and Fall Times(1, 3)	TR, TF	_	25	-	25	ب	15	-	15	ns
UM6502/UM6507/UM6512										
R/W Setup Time	TRWS	-	225	-	140	_	110	-	90	ns
R/W Hold Time	TRWH	30	_	30	-	15	-	10	-	ns
Address Setup Time	TADS	-	225	-	140	-	110	-	90	ns
Address Hold Time	TADH	30	-	30	-	15	-	10	_	ns
Read Access Time	TACC	-	650	-	310	-	170	-	110	ns
Read Data Setup Time	TDSU	100	-	50	-	50	-	50	<b>  -</b> .	ns
Read Data Hold Time	THR	10	-	10	-	10	ļ. <i>-</i>	10	-	ns
Write Data Setup Time .	T <sub>MDS</sub>	20	175	20	100	20	75	-	70	ns
Write Data Hold Time	THW	60	150	60	.150	. 30	130	. 20	-	ns
Sync Setup Time	TSYS	-	350	-	175	-	100	-	90	ns
Sync Hold Time	TSYH	30	-	30	-	15	-	15	-	ns
RDY Setup Time <sup>(4)</sup>	TRS	200	-	200	_	150	] -	120		ns

#### Notes:

- 1. Measured between 10% and 90% points.
- 2. Measured at 50% points.
- 3, Load = 1 TTL load + 30 pF.
- 4. RDY must never switch states within  $T_{RS}$  to end of  $\phi_4$ .
- 5. Load = 100 pF.
- 6. The 2 MHz devices are identified by an "A" suffix.
  7. The 3 MHz devices are identified by an "B" suffix.
- 8. The 4 MHz devices are identified by an "C" suffix.

### Timing Diagram Note:

Because the clock generation for the UM6502/UM6502E/ UM6507 and UM6512 is different, the two clock timing sections are referenced to the main timing diagram by three reference lines marked REF 'A', REF 'B' and REF 'C'. Reference between the two sets of clock timings is without meaning. Timing parameters referring to these lines and scale variations in the diagrams are of no consequence.

T-49-17-06





#### PIN FUNCTIONS

Clocks (  $\phi_1$  ,  $\phi_2$  ) The UM6512 requires a two phase non-overlapping clock that runs at the VCC voltage level.

The UM6502/UM6502E/UM6507 clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus (ABO-AB15)

(See sections on each microprocessor for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (DB0-DB7)

Eight pins are used for the data bus. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two  $(\phi_2)$  clock, thus allowing data output from microprocessor only during  $\phi_2$ . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the UM6512 only.

Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one,  $(\phi_1)$  will halt the microprocessor with the output address lines reflecting the current address being This condition will remain through a subsequent phase two  $(\phi_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during  $\phi_2$ 

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At the time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The microprocessor will begin an interrupt sequence. Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no futher interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A  $3K\Omega$ 

external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vector addresses loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory,

NMI also requires an external 3KΩ resistor to V<sub>CC</sub> for proper wire-OR operations.

Inputs IRO and NMI are hardware interrupts lines that are sampled during  $\phi_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\phi_1$  (phase 1) following the completion of the current instruction.

Set Overflow Flag (S. O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\phi_1$ .

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\phi_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\phi_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After  $V_{CC}$  reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid. When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for the data transfer out of the processor.

T-49-17-06

### UM6502E

### PROGRAMMING CHARACTERISTICS

### INSTRUCTION SÉT - ALPHABETIC SEQUENCE

ADC' AND ASL BCC	"AND" Memory with Accumulator Shift left One Bit (Memory or Accumulator) Brench on Carry Clear	LDA LDX LDY LSR NOP	Load Accumulator with Memory Load Index X with Memory Load Index Y with Memory Shift One Bit Right (Memory or Accumulator) No Operation
BCS	Branch on Carry Set. Branch on Result Zero	ORA	"OR" Memory with Accumulator
BIT 8MI BNE BPL	Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result not Zero Branch on Result Plus	PHA PHP PLA PLP	Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack
BNK BVC BVS	Branch on Overflow Clear	ROL ROR	Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator)
CLC CLD		RTÍ RTS	Return from Interrupt Return from Subroutine
CLV CMP CPX	Clear Overflow Flag Compare Memory and Accumulator	SBC SEC	Subtract Memory from Accumulator with Borrow Set Carry Flag
CPY		SED	Set Decimal Mode
DEC DEX DEY	C Decrement Index X by One Decrement Index Y by One	SEI STA STX STY	Set Interrupt Disable Status Store Accumulator in Memory Store Index X in Memory Store Index Y in Memory
EOR	"Exclusive-or" Memory with Accumulator	TAX	Transfer Accumulator to Index X
INC INX INY	Increment Index X by One	TAY TSX TXA	Transfer Accumulator to Index Y Transfer Stack Pointer to Index X Transfer Index X to Accumulator
JMP JSR		TXS TYA	Transfer Index X to Stack Pointer Transfer Index Y to Accumulator

### ADDRESSING MODES

### Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

### Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

### **Absolute Addressing**

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

### Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the

instruction and assuming a zero high address byte. careful use of the zero page can result in significant increase in code efficiency.

### Indexed Zero Page Addressing - (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, "X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

### Indexed Absolute Addressing - (X, Y indexing)

This form of addressing is used in conjunction with X and Y index registers and is referred to as "Absolute,

Microprocesso





X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

#### Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

#### Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is-128 to + 127 bytes from the next instruction.

### Indexed Indirect Addressing

In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose content is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

#### Indirect Indexed Addressing


In indirect indexed addressing (referred to as [Indirect], Y), the second byte of the instruction points to a memory location in page zero. The content of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address,


#### Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The content of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

#### PROGRAMMING CHARACTERISTICS

PROGRAMMING MODEL







T-49-17-060 UM6502E

Clock Generation Circuits\*

\*Crystals used are CTS Knight MP Series or equivalents. (Series Mode)



Crystal	Output F	requency
Frequency	÷2	÷4
3.579545 MHz	1.7897 MHz	0.894886 MHz
4,194304 MHz	2.097152 MHz	1.048576 MHz




**Ordering Information** 

1 MHz	2 MHz	3 MHz	4 MHz
UM6502	UM6502A	UM6502B	UM6502C
UM6502E	UM6502AE	UM6502BE	UM6502CE
UM6507	-		
UM6512	UM6512A	UM6512B	UM6512C

Part Number	Clocks	Pins	IRQ	NMI	RYD	Addressing
UM6502	On-Chip	40	1	1	V	64K
UM6502E	On-Chip	40	<b>√</b>	V	V	64K
UM6507	On-Chip	28	<b>V</b>	1	<b>V</b>	8K
UM6512	External	40	1	V	V	64K

UMC





A. 1800.

## Instruction Set

	INSTRUCTIONS		MME			ABSC		ZI P	AGE	). E	AC	cu	м	iM	PLII	ĒD	(11	ND,	X)	(IN	ID.	Y)
MNEMONI	C OPERATION	ОР	n	#	ОР	n	#	OP	n	#	ОР	n	#	ОР	n	#	OP	n	#	OP	n	#
A N A S B C	C A+M+C→A (4) (1) D A A M →A (1) C ← 7 0 ←0 C BRANCH ON C = 0 (2) S BRANCH ON C = 1 (2)	69 29	2 2	2	6D 2D 0E	4 4 6	3 3	65 25 06	335	2 2 2	0A	2	1				61 21	6	2 2	71 31	5	2 2
8 I 8 M 8 N	D BRANCH ON Z = 1 (2) T A A M I BRANCH ON N = 1 (2) E BRANCH ON Z = 0 (2) L BRANCH ON N = 0 (2)				2C	4	3	24	3	2												
B V B V	K BREAK C BRANCH ON V = 0 (2) S BRANCH ON V = 1 (2) C 0 → C D 0 → D													00 18 08	7 2 2	1						
C W	V 0 → 1 V 0 → V P A - M X X - M Y - M	C9 E0 C0	2 2 2	2 2 2	CDCC	4 4 4	333	C5 E4 C4	3 3 3	2 2 2				58 88	2 2	1	C1	6	2	D1	5	2
D E E	$ \begin{array}{cccc} C & M-1 \rightarrow M \\ X & X-1 \rightarrow X \\ Y & Y-1 \rightarrow Y \\ R & A \lor M \rightarrow A \\ C & M+1 \rightarrow M \end{array}  $ (1)	49	2	2	CE 4D EE	6 4 6	3 3 3	C6 45 E6	5 3 5	2 2 2				CA 88	2 2	1 1	41	6	2	.51	5	2
JM	X X+1 → X Y Y+1 → Y P JUMP TO NEW LOC R JUMP SUB A M → A {1}	A9	2	2	4C 20 AD	3 6 4	3 3 3	A5	3	2				E8 C8	2 2	1	A1	6	2	81	5	2
L S O	$X \longrightarrow X \longrightarrow X \longrightarrow \{1\}$ $Y \longrightarrow Y \longrightarrow Y \longrightarrow \{1\}$ $Y \longrightarrow Y \longrightarrow Y \longrightarrow \{1\}$ $Y \longrightarrow Y \longrightarrow$	A2 A0 09	2 2 2	2 2 2	AE AC 4E 0D	4 4 6 4	3 3 3 3	A6 A4 46 05	3 3 5	2 2 2 2	4A	2	1	EA	2	1	01	6	2	11	5	2
P H P L	A $\rightarrow$ MS S $-1 \rightarrow$ S P P $\rightarrow$ MS S $-1 \rightarrow$ S A S $+1 \rightarrow$ S MS $\rightarrow$ A P S $+1 \rightarrow$ S MS $\rightarrow$ P L $\leftarrow$ 17 0 $\leftarrow$ 0 $\leftarrow$				2E	6	3	26	5	2	2A	2	1	48 08 68 28	3 3 4 4	1 2 1 1						
R T R T S B S E	R $\rightarrow C \rightarrow C \rightarrow 7 \rightarrow 1$ I RTRN INT S RTRN SUB C A $\rightarrow$ M $\rightarrow$ C $\rightarrow$ A (1) C 1 $\rightarrow$ C D 1 $\rightarrow$ D	E9	2	2	6E ED	6	3	66 E5	3	2	6A	2	1	40 60 38 F8	6 6 2 2	1 1 1	E1	6	2	F1	5	2
S T S T S T	1 1 → 1 A A → M X X → M Y Y → M X A → X				8D 8E 8C	4 4 4	3 3 3	85 86 84	3 3 3	2 2 2				78 AA	2	1	81	6	2	91	6	2
T S T X T X	$ \begin{array}{ccc} Y & A \rightarrow Y \\ X & S \rightarrow X \\ A & X \rightarrow A \\ S & X \rightarrow S \\ Y & Y & A \end{array} $													A8 BA 8A 9A 98	2 2 2 2 2 2	1 1 1 1						

<sup>(1)</sup> ADD 1 TO N IF PAGE BOUNDARY IS CROSSED
(2) ADD 1 TO N IF BRANCH OCCURS TO SAME PAGE
ADD 2 TO N IF BRANCH OCCURS TO DIFFERENT PAGE
(3) CARRY NOT ~ BORROW
(4) IF IN DECIMAL MODE Z FLAG IS INVALID
ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT



## UM6502E

ZF	AG X	E,	T	ΑI	3S. >	<b>,</b>	Α	BS.	Υ	'	TIV	<b>\</b> .	Į F	NDI IEC		Z	. P.A	\Gi	ī.													
ОР	n	#	١,	ор	n	#	ОР	n	T#	OF	n	#	ОР	п	#	OF	,	,	#	7	6	5	_	4	3	2	1	0	-	MN	EMO	NIC
		L	L	4				<u> </u>	L	↓_	L	<u> </u>	L		Ë	<u> </u>	+	-		N		•		В	D			- 0	-	Δ		
76 35 16	4 4 6	2 2 2		3D 1E	4   7	333	79 39	4	3	90 B0		2								222 · ·	•			:	:	:	Z Z Z			A A B B	DZ%CC	CDTCR
		T	T	7			l		T	FC	2	2	1							Ма	м	_					z			B B	E	Q T
										30 D0	) 2	2 2 2								:	:		,	:	:	:			- 1	8 8 8	M N P	E
										50	2 2	2 2								:				1	· · · · · · · · · · · · · · · · · · ·	1	:	(	5	B B C C	R V L L	K C S C D
D5	4	2	!	DD	4	3	09	4	3	3										222.	Ċ	)	· .	:	•	0	ż Z Z		· c c c	000000	L M P	V P X Y
D6 55	6	2 2 2	1	DE 6D	7	3	69	4		3										22222		:		:	:	:	Z Z Z Z			0008-	EEEOZ	C X P C
F6 85	8	2		FE BD	7	3		9 4		3			60	: 6		3				22 2		·	· · ·	<u>.</u>	: :		- Z	:	:	! ! J L	ZZZSD	X Y P R A
B4 56	4 6		2 2	BC 5E	4 7	3	Ві	4		3	$\dagger$	+				E	36	4	2	7. 022		· · ·	:	:	•	:	Z Z Z		· ċ	OZLLL	D D S O R	X Y R P
36	6		2	1D 3E	7	3		9 4	1	3						+					)	<u>.                                    </u>	· (A	ES	<u>.</u> : тоі	RED.	Ž		c	PPPR	HLLLO	A P A P L
76 F6	В	1	2	7E FD	7	1		9	4	3							_			1		v ·	(F	IES	тоі : :	RED	)) :	ż	C (3) 1	RRRSSS	O T T B E E	RISCCD
95 94		-1	2	9D	6	1	3 9	9	5	3				1		1	96	4	2				:	 : :			1	ż	:	SSSST	E T T T A	A X Y
		1																			777.7	: : :	•					z z z ż	:	TTTTT	A S X Y	Y X A S A
	X Y A M	A N	ND NCC	EX EX UMI OR	Y JLA Y PE	R E	FFE	CTI K P	VE	ADD	RES	3	+ - ^ V	AN OF	BTF ID I	PAC USIV		OF	₹	1	i	M7 M6 n #	7	161 10.	OF CY							

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.