

REGULATOR/AUDIO PCB SCH

Regulator/Audio PCB 034485-01 A

The Regulator/Audio PCB has the dual functive regulating the +5 VDC logic power to the game Famplifying the audio from the game PCB.

Regulator Circuit

The regulator consists of voltage regulator Q1, source power transistor Q3 and Q3's bias transistor regulator accurately regulates the logic power inpugame PCB by monitoring the voltage through pedance inputs +SENSE and -SENSE. The injudirectly from the +5 VDC and ground inputs to the PCB. Therefore, the regulator regulates the voltage game PCB. This eliminates a reduced voltage dibuildup on the wire harness between the regulator game PCB. Variable resistor R8 is adjusted for the on the game PCB. Once adjusted, the voltage at the the game PCB will remain constant at this voltage.

Regulator Adjustment

- Connect a voltmeter between +5 V and GND tes of the game PCB.
- Adjust variable resistor R8 on the Regulator/Au for +5 VDC reading on the voltmeter.
- Connect a voltmeter between +5 V REG and the Regulator/Audio PCB. Voltage reading shal greater than +5.5 VDC. If greater, try cleaning connectors on both the game PCB a Regulator/Audio PCB.
- 4. If cleaning PCB edge connectors doesn't devoltage difference, connect minus lead of voltage GND test point of Regulator/Audio PCB and plus GND test point of game PCB. Note the voltage connect minus lead of voltmeter to +5 REG to on Regulator/Audio PCB and plus lead to +5 point on game PCB. From this you can see harness circuit is dropping the voltage. Trout the appropriate harness wire or harness connections.

Audio Circuit

The audio circuit contains two independen amplifiers. Each amplifier consists of a TDA amplifier with a gain of ten. In Asteroids, the DISABLE input to the PCB is permanently gr Therefore, this audio circuit is always on, even w game is in the attract mode.

The audio circuit is repeated on Sheet 2, Side B, ir more information about its operation.

Drawing Package Supplement

to

ASTEROIDS

Operation, Maintenance, and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, Coin Door and Power Supply

Microprocessor

Video Generator

Switch Inputs, Coin Counter, LED and Audio Outputs

Sheet 1, Side A

Sheet 1, Side B

Sheet 2, Side A

Sheet 2, Side B


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL. Reproduction forbidden without the specific written permission of Afari, Inc., Sunnyvale, California. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors of Afari, Incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporations.





© 1979 Atari, Inc.


ASTEROIDS WIRING DIAGRAM (035156-01 B) ASTEROIDS MAIN PCB SCHEMATIC 0 m t m n - B t m n - B 0 B 1 0 m t m n -034988-XX 22 RIBU - SENSE + SENSE R/GN GND R/W +5V RIW BN/W AUDIO Z AUDIO 1 36 VAC (X OUT X GND , Т.Р. DIAG STEP Y OUT Y GND Z OUT Z GND +5V START 2 (LED) START I (LED) WIBK START 1 (N. O.) W/GY WIOR START 2 (N.O.) W/Y FIRE W/V THRUST W/GN ROTATE RIGHT ROTATE LEFT W/BU HYPERSPACE COIN L (N.O.) BN COIN C (NO.) 1 BN COIN R (N. O.) SELF TEST OR SLAM W GND L. COIN (CNTR) D VIBK BK BU/BK CR/W R. COIN (CNTR) F C. COIN (CNTR) 4 GN/BK R/GN R/GN R/GN BU/8K OR/W GN/BK OR/W T.P. V/BK NOTES FOR GAMES EQUIPPED WITH A009083-XX COIN DOOR SEE COIN DOOR WIRING DIAGRAM 030401-01 AND COIN DOOR ADAPTER HARNESS ASSY,/WIRING DIAGRAM A033319-01. RI N BV 7EST 5// VOL W/BN USED WITH COIN CONTROL DOOR ASSX AOO9083-XX


Sheet 1, Side A DP-143-02 3rd printing











035144-01 D/E1

035145-01 F1

035154-01 J1

035152-01 F2

035155-01 H1

035139-01 **J1**

035140-01 M1 035135-01 F2

035136-01 **L2**


035141-01 H1

035142-01 L1

ASTEROIDS Microprocessor Section of 034986-XX

F

© 1979 Atari, Inc.



RESET DMACHT 12 1508 STATE MACHINE

generator circuitry. It receives instructions from the game ♥ put. MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector generator ROM memory, using the vector generator program

counter to do so. The state machine reads the vector generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.

The state machine consists of input gates B8 and E6, ROM C8, latch D8, clock circuitry A7, and decoder E8. Four bit input TIMERO thru TIMER3 is the operation code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input \overline{GO} tells the ROM that the position counters are presently drawing a vector. The HALT input to A7 tells the ROM that the vector generator has completed its operations.

During initial power-up of the game, the HALT signal is preset low. The microcomputer reads the high HALT signal through its switch input port (buffer M10) on data line DB0. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state machine is halted, the high HALT, clock-

The state machine is the "master controller" of the vector ed through latch D8, results in a low BLANK to the Zaxis out-

The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector generator data latches. This makes TIMER0 thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector memory location 0.

When the state machine receives the operation code for a HALT instruction, it outputs a low HALTSTROBE, setting the HALT flip-flop A9, and suspending state machine operation.

The GO signals load and enable the vector timer and the X and Y position counters and tell the ROM that the vector generator is now actively drawing a vector. The HALT input to GO flip-flop A9 sets the outputs to ensure that the vector timer and position counters are not active when the state reachine is halted. When a low GOSTROBE is clocked through A), the vector timer and X and Y position counters begin to operate from the GO, GO and GO* signals. When STOP is clocked through A9, the vector timer has reached its maximum count, and GO goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5 MHz clock signal from the microcomputer. This is the same frequency used to clock the MPU of the microcomputer. The signal clocks latch D8 unless the microcomputer is addressing the vector RAM or ROM memories (when VMEM yoes low). Then the clock input to latch D8 goes high and stays high until VMEM goes high.

RESET DMA60-13 CT CK QA QB QC QD

The purpose of the vector timer is to time out the length of time it takes to "draw" an actual vector on the monitor display. During the interval when the X and Y position counters are actually drawing the vector, STOP is high. This prevents the vector generator state machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F6, decoder E7, LATCH M7, ADDER M6, and counters B7, C7, and D7. M7 contains a scale factor which is added in M6 to the four timer signals. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E7 directly decodes the sum and loads the decoded low into one of the counters. When GO goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.


If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E7. This is added to the scale factor and loaded into the counters.


The X and Y position counters are Therefore, the following description discu counters.

LDSTROLE

The X position counters contain rate down/up counters (C9, D9 and E9),multiple and associated gates (B8 and H0). The counters is a 12-bit binary number that r location of the beam on the monitor scree the far left side of the screen and 1023 bei screen. Increasing or decreasing this bi cause the beam to move to the right or left generator state machine decodes instruand then is capable of using that data to these counters in one of two ways. The state machine can preset these co

ferent number from their previous conte beam to "jump" to a new location on the taneously, i.e., for drawing a new vector position than where the previous vector e





on counters are two identical circuits. I description discusses only the X position

ters contain rate multipliers (J8 and K8), 29 and E9), multiplexers (D10, E10, and F10), B8 and H0). The output of the down/up ary number that represents the horizontal the monitor screen (or X axis), with 0 being treen and 1023 being the far right side of the decreasing this binary number output will to the right or left, respectively. The vector are decodes instructions from its memory, using that data to alter the binary count of

of two ways, an preset these counters to an entirely difeir previous contents. This will cause the ew location on the monitor screen instanring a new vector from a different starting e previous vector ended. While the beam is "jumping" to this new position, the beam itself is turned off to prevent unwanted lines from appearing on the screen. To preset this new position into the counters, the state generator causes LDSTROBE to go low. At this time, a new 12-bit number (DVX0-11) is loaded into the counters from the vector generator memory data latches.

The state machine can also instruct these counters to count up or down any specific number of counts. This will cause the beam to move to the left or to the right a specific distance relative to where it was. During this beam movement, the beam is turned on with the desired intensity. This is the procedure used to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vector to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector generator memory data latches). This data contains information that determines how many clock pulses the counters will receive and whether the counters will count up or down.

DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to space the desired number of counter clock pulses at equal intervals over the time period that it will take to draw the desired vector. This insures that vectors of different lengths will still be displayed with the same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10

The UNMDACX1 thru UNMDACX10 (X axis unmultiplexed digital-to-analog converter signals) are transferred to the output of the multiplexers and stored at the outputs of the latches on each rising edge of the 6 MHz clock (from the microcomputer clock circuitry). The DACX1* thru DACX10* signals are sent to the digital-to-analog converters (DACs) in the X video output.

The DACX1* thru DACX10* outputs represent the physical placement of the beam on the monitor. The far left of the monitor screen is 0, the center is 512, and the far right is 1023. Therefore, if the DACX1* thru DACX10* signal was greater than 1023, the monitor beam would go off the right side of the screen and start again on the left side of the screen, a "wraparound" condition. To prevent a wraparound, the multiplexers' select input from UNMDACX11 goes high when the count is greater than 1023 or less than 0. This selects UNMDACX12 to be output from the multiplexers to the DACs, forcing all zeros or all ones, and thus keeping the beam on the appropriate side on the screen, instead of allowing it to wraparound.

propriate side on the screen, instead of allowing it to wraparound. The XVLD and YVLD (X and Y valid) outputs from the X and Y position counter multiplexers are latched and gated together to enable the Z axis output, BVLD (beam valid).

thereon, nor any right to reproduce this drawing or a thereof, except for manufacture by rendors of Alari porated and for manufacture under the corporation ten license, no right to reproduce this drawing is or the subject matter thereof unless by written agree with or written permission from the corporation.



Sheet 2, Side A


ASTEROIDS


Video Generator
Section of 034986-XX

A Warner Communications Company

INPUTS

PLAYER INPUT CIRCUITRY






step), 3 KHz, SELF-TEST SLAM, HALT, FIRE and HYPER inputs are read by the MPU when SINPO (switch input zero enable) is low, Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on DB7. Switch inputs are active when pulled to ground. DIAG STEP, 3 KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the antislam switch mounted on the coin door. The MPU reads HALT to determine the state of the vec-

Switch inputs are "on" when pulled to ground.

OPTIONS INPUT CIRCUITRY



The game option switches are read by the MPU when OPTS (option switch enable) is low. Switch toggles to be read are selected by ABO and AB1 from the MPU. Switch toggles 1, 3, 5, and 7 are read on data line DB0 and toggles 2, 4, 6 and 8 are read on DBI. Toggle inputs are "on" when pulled to ground.

rumble sound heard when the ship is

thrusting.

denotes change by indicated revision

VIDEO INVERTER

The video inverter circuitry is only used in a cocktail game. In an upright game, pin 19 is unconnected and therefore floats. When pin 19 floats, transistor Q16 is turned off and transistor Q17 is turned on. Therefore, INV is $-8.2\,\text{VDC}$ and NONINV is about $+8.2\,\text{VDC}$. The result is a non-inverted X-axis and Y-axis output.

In a cocktail game, the wiring harness shorts connector J20's output pin 7 input pin 19. When the video of player 1 is being displayed, pins 7 and 19 are +5 VDC. This results in a non-inverted video output. When the video for player 2 is being displayed, pins 7 and 19 are grounded. This causes transistor Q16 to be turned on and Q17 to be turned off. Therefore, INV is +8.2 VDC and NONINV is -8.2 VDC. The result is an inverted X-axis and Y-axis output, causing the monitor's display to be upside down.

DIAG STEP (diagnostic

tor generator.


The coin door and some control panel switches are read by the MPU when SINP1 (switch input one enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7.

OUTPUTS +57 THUMP ₩ 22K

RESET

The THUMP sound is heard throughout play. The 555 is connected as an oscillator, enabled by N7 pin 2. The frequency is determined by the current coming out of Q2. This depends on its base voltage, which is derived from the fourbit code in N7.

The SAUCER sound is heard when an enemy saucer appears. The 566 is a voltage-controlled oscillator. Its modulating voltage is derived from the 555. The 555 is a low frequency oscillator. The effect is a warbling sound. SAUCRSEL changes some component values, in order to provide for 2 different saucer sounds.





R48 47K R46 100K R47 220K


T.22, MYL


M10 latches control signals to enable different sounds.


The Fire sounds for the Saucer and the Space Ships are generated by two identical circuits. Each contain a 555 operating as a voltage-controlled oscillator. The Saucer Firesound is initiated by SAUCRFIREEN, and the Space Ship Fire sound is initiated by SHPFIREEN. Each of the 555s is configured in such a way that when they are enabled, they output a signal of a specific frequency and amplitude. This signal begins to decay immediately, both in frequency and amplitude, due to the discharge of the control capacitors (C38 & 39 for Saucer Fire Sound; C47 & 48 for Ship, Fire Sound).
















SAUCREND





EXPLONIND

PLODE sound is heard object explodes. Noise is a frequency determined control bits EXPITCH0 CH1. Changing the samplanges the pitch of the exhering is amplitude-

in 187 by EXPAUDO-

E RESET

VIDEO OUTPUTS X OUT INV TL082 DACK2* RIZE ? DAC X3+ DACX4* NINV DACKS* DACK6* DACX7#-DACKBX-DACX9*-DA CXIO X CR15 47K 010 (89 100pf × R115 -8.2V +5VDAC R 123 2.2K DACY4*-DACY6* DACYT+_ DACYB+-T V GND DACY9+ **∕**∕∕ 1.2K ZOUT 2,2K R37 ^∕^ 4.7K R38 SCALED ≥ 22K BLANK 2N3904

The video output circuit consists of three individual circuits; X axis, Y axis, and Z axis video output circuits. The X axis and Y axis video output circuits each consist of a digital-to-analog converter (DAC), current-to-voltage converter, two sample and holds, and amplifier. The Z axis video output circuit consists of a shift register and a summer.

X and Y Outputs

The DACs (D11 and B11) each receive binary numbers from the vector generator's position counters outputs. These numbers represent the location of the beam on the monitor. For the non-inverted X axis, the numbers range from 0 to 1023, where 0 is at the far left of the monitor screen, 512 is at the center, and 1023 is at the far right. For the non-inverted Y axis, the numbers range from 128 to 996, where 128 is at the bottom of the monitor screen, 512 is at the center, and 996 is at the top. When the X axis and Y axis are inverted, the monitor picture is turned upside down. This is used for a two-player cocktail game.

The DACs convert these binary number inputs to current outputs. The DACs' current outputs are applied to the pin 6 inputs of current-to-voltage converters C12 and A12.

From the current-to-voltage converters, the signal is fed to two sample-and-hold circuits: One is non-inverted and the other is inverted. The non-inverted sample and hold consists of one stage of analog switch D12 and capacitor C98 for the X axis, and B12 and C106 for the Y axis. The inverting sample and hold consists of inverter E12, one stage of analog switch D12, and capacitor C119 for the X axis and B/C12, B12 and C118 for the Y axis.

The sample and hold circuits are controlled by SHCON (sample and hold control). SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK* from the vector generator's state generator. The result of these inputs insures that the non-inverted and inverted analog signals that are applied to the analog switches have sufficiently stabilized before being applied to the sample and hold capacitors.

The output swing of SHCON is -8 to +8 VDC. When SHCON is high, the voltage charges or discharges the sample-and-hold capacitors to the X and Y analog voltage value. The voltages are then applied to the inputs of the second analog switch. These switches select either the non-inverted or inverted X-axis and Y-axis outputs. The outputs are then amplified by the second stages of C12 and A12 for an impedance-matched output to the X and Y inputs to the monitor. Since the monitor doesn't have field-adjustable X and Y gains, the gains are adjustable by variable resistors R120 and R126.

Z Output

The Z axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey level shading of the line that is being drawn on the

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

The scale inputs at the base of transistor Q1 determine Q1's emitter voltage, during the line draw period. The SCALE0 thru SCALE3 resistors R36 thru R39, resistor R35, and resistor R40 result in a range of about +1.0 VDC when all are low and +4.0 VDC when all are high. The emitter of Q1 follows at about +1.7 to 4.7 VDC, while the emitter of transistor Q2 follows at about +1.0 to 4.0 VDC. This output is applied to the Z input of the monitor. Since there are brightness and contrast controls in the monitor, there are no adjustments in this circuit.

Sheet 2, Side B

ASTEROIDS

Switch Inputs, Coin Counter,
LED and Audio Outputs

Section of 034986-XX F

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction lorbidden without the specific written permission of Atan, Inc., Sunnyvale California. This drawing is only conditionally issued, an either receipt nor possession thereof confers or transfer any right in, or license to use, the subject matter of the drawing or any design or technical information shows thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors of Afar, incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof, unless by written agreemen with or written permission from the corporation.



A Warner Communications Company