SAM D. ROBERTS

# HOW TO PROGRAM YOUR ATARI® in 6502 Machinelanguage

INTRODUCTION TO MACHINELANGUAGE EOR THE BASIC PROGRAMMER This book is an independent production of Ing. W. HOFACKER GMBH International. It is published as a service to all ATARI personal computer users worldwide.

All rights reserved. No part of this book may be reproduced by any means without the express written permission of the publisher. Example programs are for personal use only. Every reasonable effort has been made to ensure accuracy throughout this book, but neither the author or publisher can assume responsibility for any errors or omissions. No liability is assumed for any direct, or indirect, damages resulting from the use of information contained herein.

First Edition

First Printing

October 1982 in the Federal Republic of Germany

© Copyright 1982 by Winfried Hofacker

#### ISBN 3-92 1682-97-5

Reference is made to ATARI throughout this book. ATARI is a trademark of ATARI Inc., a division of Warner Communications Company.

Publisher: Ing. W. HOFACKER GmbH, Tegernseerstr. 18, D-8150 Holzkirchen, W.-Germany

US-Distributor: ELCOMP Publishing, Inc., 53 Redrock Lane, Pomona CA 91766

SAM D. ROBERTS

# HOW TO PROGRAM YOUR ATARI® in 6502 Machinelanguage

INTRODUCTION TO MACHINELANGUAGE FOR THE BASIC PROGRAMMER

A.



## PREFACE

### ATARI Assembly Language Programming Learning by using

Few features of a home computer confuse the novice computer owner more than software. Many of these new owners have studied the system manuals, they have possibly read articles or even books on microcomputers. Many of them already programmed their ATARI computer in BASIC, FORTH, PILOT or another high level language. After a while, they will find out that the language used is too slow for their needs (animation, sound, graphics, to name just a few applications). They also want to know more about the internal things happening in the computer. They are most likely aware of the ubiquitous 0's and 1's that control the computer. But how do those ubiquitous digits relate to the information displayed on the screen and to the language of the computer. How can they be put to work?

The subject of this book is to teach you how to program your ATARI computer in 6502 machine language. You may use a machine language monitor (like ATMONA-1, Monkey Wrench, the Debugger from the ATARI Editor/Assembler cartridge or the built in monitor from KDOS), to enter and start the programs listed in this book. Later on we will find out that it is too cumbersom to do the assembly by hand. We than use an assembler for our programs and we will learn how to call machine language subroutines from BASIC.



# TABLE OF CONTENTS

Monitor, address, program counter, statements	001
PRTBYT-Routine	005
PART 2	
Programming model of the 6502 CPU, CPU Register,	
Zero page addressing, absolute addressing	007
PART 3	
Programs with branches	
Positive and negative numbers	
Relative addressing, Comparisons	015
PART 4	
How to use subroutines	021
Saving the contents of registers	022
Exchange of data between main program and subroutine (	023
Indirect jumps	024
PART 5	
Indexed addressing (	025
Transfer of data within memory	029
PART 6	
Input of text, logic flow chart	031
Differences between the ATARI Editor/Assembler	
Cartridge and ATAS-1 and ATMAS-1	037
PART 7	
Input of a hexadecimal number	
Input of a decimal number	
Multiplication by 10	041
PART 8	
Pseudo commands and address calculations	047
PART 9	
Stack operation, execution time and indirect jump	
to subroutine	053

# PART 10

Comparison of equivalent BASIC and machine language	
programs	057
Machine code examples	
Prints one row of character C	059
A screen full of characters	060
Setting the color registers	063
Relocator for the ATARI	065
Reverse video	071
ASCII output	073
RANDOM Number Generator	075
Accessing Machine Language Programs from BASIC	079

# INTRODUCTION TO NUMBER SYSTEMS

081
082
085
090

# CHAPTER B

Digital concepts – Logic in programming and computer	
hardware	093
Logic operations and logic gates	095
Combinational logic and decoders	101
Decoders and memory	104
CPU bus system	105

#### Part 1

Most people don't realize that BASIC commands like IF or THEN actually are sequences of commands in machine language. This introduction is meant for those who want to leave BASIC and go deeper into their computer.

The 6502 microprocessor and its commands are the subjects of this introduction. Once you understood how this microprocessor works it is not very difficult to learn another one. In this section we will talk about some rudiments.

The first thing you need is the monitor. This is not the television, but the operating system that takes control over the computer after power-up. The monitor is very important for programming in machine-language. It contains the routines needed most, such as outputs to, and inputs from, a device. To get into the monitor you have to enter a certain command. With the APPLE II the command would be : CALL - 151 (in BASIC), or "M" after power up with OHIO ClP. The AIM 65 is in the monitor automatically after power up. The ATARI 400/800 is in the EDIT-mode, if you use the ASSEMBLER EDITOR cartridge. The samples in this booklet are written for the machine-language monitor ATMONA-1 for ATARI from ELCOMP.

Programs in machine-language work directly in the computers memory. Each command is stored at a certain address. This address is the memory location where the first statement to be executed is stored. To start a machine-language program the startaddress of that progam has to be stored in the progam counter of the microprocessor.

1

The statements for the microprocessor are one, two, or three bytes long. One byte is eight bits broad and, therefore, one word for a eight bit processor. The first byte contains the operation code. Figure 1 shows the different commands available on the 6502 microprocessor. The left column in that figure shows the mnemonics for the commands (assemblercode). One or two address bytes can follow the operation code. There are several ways for addressing, which will be explained later.

Examples of statements

1.

Load the accumulator with the contents of memory location \$1000 (\$ means : the following number is hexadecimal).

assembler code : LDA \$1000 hex-code : AD 00 10

This statement is three bytes long. With the 6502 the addresses are specified with first the lower, then the higher byte.

2.

Compare the contents of the accumulator with the contents of the very next location.

assembler code : CMP #\$7F hex-code : C9 7F

This is a two-byte statement. The #-sign means immediate addressing. The operation referes to the memory location which immediately follows the command.

3.

Shift the contents of the accumulator to the left one position.

assembler-code : ASL hex-code : OA This is a one-byte statement, no address is needed in this case.

Notes to part 1 :

- \* monitor
- \* address
- \* program counter \* statement
- \* 1-, 2-, and 3-byte commands

						Ac	ires	sing	mo	des						condition
Commands	symb. Code	Operation	IMM.	ABS	ABS,X	ABS,Y	ZO	Z0,X	Z0,Y	(IND,X)	Y,(UNI)	REL	DNI	ACCU	IMPL	codes
Transport	LDA LDX STA STX STY TAX TAY TXA TXA TXA TXA TXS TSX PLA PHA PLP PHP	$\begin{array}{l} M \rightarrow A \\ M \rightarrow X \\ M \rightarrow Y \\ A \rightarrow M \\ Y \rightarrow M \\ A \rightarrow X \\ A \rightarrow Y \\ X \rightarrow A \\ Y \rightarrow A \\ X \rightarrow S \\ S \rightarrow X \\ S + 1 \rightarrow S, Ms \rightarrow A \\ A \rightarrow Ms, S - 1 \rightarrow S \\ S + 1 \rightarrow S, Ms \rightarrow P \\ P \rightarrow Ms, S - 1 \rightarrow S \end{array}$	A9 A2 A0	AD AE AC 8D 8E 8C	BD BC 9D	89 BE 99	A5 A6 A4 85 86 84	B5 B4 95 94	B6 96	81	B1 91				AA A8 8A 98 9A BA 68 48 28 08	x x - - -   x x - - -   - - - - -   - - - - -   - - - - -   - - - - -   - - - - -   x - - - -   x - - - -   x - - - -   x - - - -   x - - - -   x - - - -   x - - - -   x - - - - -   x - - - - -   - - - - - -   - - - - - -   - - - - -
arithmetic-	ADC SBC INC DEC INX DEX INY DEY	$\begin{array}{l} A+M+C \rightarrow A \\ A-M-C \rightarrow A \\ M+i \rightarrow M \\ M-1 \rightarrow M \\ \times +1 \rightarrow X \\ X-1 \rightarrow X \\ Y+1 \rightarrow Y \\ Y-1 \rightarrow Y \end{array}$	69 E9	6D ED EE CE	7D FD FE DE	79 F9	65 E5 E6 C6	75 F5 F6 D6		61 E1	71 F1				EB CA C8 88	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
logic-	AND ORA EOR	$\begin{array}{c} A \land M \rightarrow A \\ A \lor M \rightarrow A \\ A \checkmark M \rightarrow A \end{array}$	29 09 49	2D 0D 4D	3D 1D 5D	39 19 59	25 05 45	35 15 55		21 01 41	31 11 51					X X X X X X
compare-	CMP CPX CPY BIT	A-M X-M Y-M A ∧ M	C9 E0 C0	CD EC CC 2C	DD	D9	C5 E4 C4 24	D5		C1	D1					X X X X X X X X X 7 X 6
branch-	BCC BCS BEQ BNE BMI BPL BVC BVS JMP JSR	BRANCH ON C=0 BRANCH ON C=1 BRANCH ON Z=1 BRANCH ON Z=0 BRANCH ON N=1 BRANCH ON N=0 BRANCH ON V=0 BRANCH ON V=1		4C 20								90 B0 F0 D0 30 10 50 70	6C			
SHIFT-	ASL LSR ROL ROR			0E 4E 2E 6E	1E 5E 3E 7E		06 46 26 66	16 56 36 76						0A 4A 2A 6A		X X X 0 X X X X X X X X
Status- Register	CLC CLD CLI CLV SEC SED SEI	C=0 D=0 I=0 V=0 C=1 D=1 I=1													18 D8 58 88 38 F8 78	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Misc.	NOP RTS RTI BRK	NO OPER RETURN F. SUB RETURN F. INT BREAK													EA 60 40 00	1

Table I

# READ THIS!

PRTBYT

PROGRAMMING IN MACHINE-LANGUAGE WITH THE MICROPROCESSOR 6502

All examples are written for ATARI 400/800. They work in conjunction with the machine-language monitor ATMONA 1.

The samples use some routines from the ATARI monitor. Two examples are the output of a character to the screen, and the input of a character from the keyboard.

Some programs contain the command JSR PRTBYT. This subroutine calls a routine for output of the contents of the accumulator in the form of two hexadecimal bytes. This routine has to be entered together with the program that calls that routine. PRTBYT starts at address 1000 and is called by the OP-code 20 00 10.

The rest of the programs start at address 600. This is an unused part of memory (page 6) and may be used for short programs or for storage of data. Our examples are short so that they fit in this area.

5

Here is the routine PRTBYT :

1000: 1003:	8D 23 1 4A	LSR
1004:	4A	LSR
1005:	4A	LSR
1006:	4A	LSR
1007:	20 14 1	.0 JSR \$1014
100A:	AD 23 1	.0 LDA \$1023
100D:	20 14 1	0 JSR \$1014
1010:	AD 23 1	.0 LDA \$1023
1013:	60	RTS
1014:	29 OF	AND #\$0F
1016:	C9 0A	CMP #\$0A
1018:	18	CLC
1019:	30 02	BMI \$101D
101B:	69 07	ADC #\$07
101D:	69 30	ADC #\$30
101F:	4C A4 F	6 JMP \$F6A4
1022:	00	BRK

To enter the above program use the machine-language monitor ATMONA 1.



Part 2

2-1 Programming model of the 6502 CPU

By looking at the hardware structure of a microprocessor you get a survey of what statements it can execute. The structure of the 6502 is shown in figure 2-1. There are four eight-bit registers : the accumulator, the X-register, the Y-register, and the status register. The program counter is 16 bit long and can represent addresses from 0 to 65535.

		7	0
		Accumulator	
		X-Register	
15		Y-Register	
Program Counter MSB		Program Counter LSB	
	1	Stack Pointer	
	Contract of the	Processor Status Flag	

Figure 2-1 programming model of the 6502

Next is a stack pointer. The stack pointer points to a special part of the memory, the stack, at addresses \$100 to \$1FF. Only eight bits are used for addressing, the ninth bit always is one.

What are all these registers for ?

The main register is the accumulator. This is where all calculations are executed and the results of all calculations are stored. For addressing, one of the index registers may be used. These registers can be used as counters. For example the statement INX increments the contents of the X-register by one. The index register can also be used to indicate addresses. These features will be used in later sample programs.

The status register indicates the present status of the processor. Each bit marks a result of an operation.



Figure 2-2

bits of the status register

The zero flag becomes 1, if the contents of the accumulator becomes zero. The carry flag becomes 1, if a carry from bit 7 to bit 8 occurres.

The right column of figure 1 shows which operations affect the bits in the status register (X indicates change possible). For example a LDA statement can change bits N and Z; the statement STA can't change any bit of the status register.

The stackpointer points to a free area in the stack.

You can store the contents of the accumulator there with PHA (push accumulator; one byte statement) then the stackpointer will be set to the next memory location. PLA (pull accumulator) sets the pointer back one location. At- this time the contents of that location will be transferred to the accumulator. Note : the top of the stack is address \$1FF. The stack builds up to address \$100. Another important task of the stack is to hold the current address in case of a jump to a subroutine. At the return from the subroutine this address is transferred back to the program counter. The program counter always holds the address of the command to be executed next. Only jump-instructions change the contents of the program counter.

Figure 2-3 shows all commands available for transferring data between the registers and memory. As you can see the 6502 has no command for transferring data between the registers, or to exchange the contents of X- and Y-register as is possible with other processors.

If you know how to program one processor and wish to program another one, you should study the logical structure, concerning the effects of the commands.



Figure 2-3

Transfer of data between registers and memory

2-2

A first example and the paper-pencil-method. The addition of two numbers is quite simple in a higher programming language :

10	A=5		LDA	# \$05	
20	B=3		CLC		
1010	C=A+B		ADC	# \$03	
	PRINT	С	JSR	PRTBYT	
50	END		BRK		

To do the same job in machine language it is necessary to answer the following questions first :

Where are the numbers stored ? Are the numbers of type fixed point or floating point ? Is there a routine existing in the monitor, which prints the contents of a memory location ?

Here is the program in machine-language :

LDA #\$05 load the accumulator with 05 (direct addressing).

The number 05 is stored immediately after the operation code and is of the fixed point type. CLC clear the carry bit for the next operation ADC #\$03 add with carry 03 (immediate). The result is in the accumulator. JSR PRTBYT PRTBYT is a monitor subroutine that

prints the contents of the accumulator on the screen as two hex-numbers

BRK stop here

Figure 2-4 shows a survey of the memory. On the left side are the addresses in decimal and on the right side they are in hexadecimal form. The addresses from 0 to \$400 represent 1k of memory. The addresses from \$1000 to \$2000 represent 4k. Now we want to translate the program into machine language by using the paper and pencil method. This is the lowest level of programming, but it is useful in learning the programming in machine language.

The first problem is where to start the program. On principle the program can start anywhere in memory. There are however two certain areas which you should not use. First is the zero-page, a very useful area with simplified addressing, second is the stack. (remember that the stack is used by the processor itself ! ). For these reasons the addresses from 0 to \$1FF are not available.



**Decimal Addresses** 

**Hexadecimal Addresses** 



Let's place our program at \$600. Now we can translate the first command. If you look at the table you will find that LDA has the code A9. Adjacent to that the first line looks as follows :

#### \$0600 A9 05 LDA #\$05

A9 is the operation code and 05 is the number which follows immediately. This command is two bytes long. The next line is at \$0602.

\$0602 18 CLC

18 is the code for clear carry. It can be found in table 1 under status register statements. The line after that is add with carry (ADC). The carry bit has to be cleared in this case, otherwise the result of the addition could be wrong.

\$0603 69 03 ADC #\$03

69 is the code for addition with immediate addressing. It can be found in table 1 under arithmetic statements. The next command calls the subroutine PRTBYT for output to the screen. This subroutine starts at address \$1000 with our programs. Therefore the line for output looks as follows :

\$0605 20 00 10 JSR PRTBYT

20 is the code for JSR (JUMP SUBROUTINE).

Remember : with the 6502 processor you first have to enter the lower byte (LSB, least significant byte), then the higher byte of the address (MSB, most significant byte). After which we stop the program with :

\$0608 00 BRK

Most computers jump back into the monitor after they hit a BRK-instruction. The whole program looks

12

like this for the ATARI 400/800 :

Α9	05		LDA	#\$05
18			CLC	
69	03		ADC	#\$03
20	00	10	JSR	PRTBYT
00			BRK	
	18 69 20	69 03 20 00	18 69 03 20 00 10	18   CLC     69   03   ADC     20   00   10   JSR

Thus a dump of these locations looks as follows :

\$0600: A9 05 18 69 03 20 00 10 \$0608: 00

At this point we will not talk about how to enter that program, rather we will discuss different techniques of addressing. Let's assume that there is the same job, but the two numbers are stored in 'two zero-page locations. The number 5 is stored at location \$10 and the number 3 is stored at location \$11. Our program would look as follows :

\$0600 A5 10 LDA \$10 ;load the accumulator with the contents of location \$10 \$0602 18 CLC ;clear carry bit \$0603 65 11 ADC \$11 ; add contents of location \$11 \$0605 20 00 10 JSR PRTBYT ;output \$0608 00 BRK ;stop

A5 is the code for LDA with the contents of a zeropage location.

In the next example we assume, that the numbers are stored anywhere in memory, for example at \$200A and at \$3005. The program would look as follows :

\$0600 AD 0A 20 LDA \$200A ; load the contents of location \$200A \$0603 18 CLC ;clear carry bit \$0604 6D 05 30 ADC \$3005 ; add the contents of location \$3005 \$0607 20 00 10 JSR PRTBYT;output to screen \$060A 00 BRK ;stop In this case AD is the code for LDA with the contents of an absolute address. The code for ADC the contents of an absolute address is 6D. This last program is two bytes longer than the prior one. If possible, in order to shorten the program, the zero-page should be used for auxiliary cells.

Notes to part 2:

- \* programming model of the 6502
- \* CPU register
- \* zero-page addressing
- \* absolute addressing



Part 3

In part 2 we talked about a program which flows off straight. In this part we will talk about programs which contain branches.

3-1 Programs with branches

There are many programs which contain loops that have to be traveled through until a certain condition becomes complied with. As an example the condition can be whether the contents of a memory location or a register is equal to zero, or whether a number in a register is greater than, or equal to, or smaller than, the contents of a memory location. The bits in the status register are influenced by operations or comparisons (see figure 2-2). Whether branch commands are executed or not, depends on the status of certain bits. An example of this is a delay loop. The contents of the X-register is decremented until it is zero.

Here is the program for that :

LDX #\$0A	;load the X-register with A0
M DEX	;decrement X-register by one
BNE M	; jump back to M, if not zero
BRK	;stop program, if X-register=0

In machine-language it looks as follows :

0600	A2	A0		LDX	#\$A0
0602	CA		М	DEX	
0603	D0			BNE	М
0605	00			BRK	

Location 0604 has been left open. The number of bytes the program has to jump back belongs to there.

The branch commands use the so-called relative addressing. This means the current contents of the program counter becomes increased or decreased by a certain number. The program then continues at the new address. What is the current contents of the program counter ? The program counter of the 6502 always points to the next command; in our example this is the BRK-command at location 0605. To get back to location 0602 we have to decrement the program counter by 3. Therefore the hexadecimal equivalent of -3 has to be stored at location 0604. How are negative numbers displayed ?

Bit 7 is used to determine, whether a number is positive or negative.

If bit 7 is 1, then the number is negative, if bit 7 is zero, then the number is positive.

Positive numbers are :

=	\$00	=	80000	0000
=	\$01	=	80000	0001
=	\$02	=	80000	0010
	=	= \$01	= \$01 =	= \$00 = \$0000 = \$01 = \$0000 = \$02 = \$0000

127 = \$7F = %0111 1111

Negative numbers are described by the complement on two. To complement a number means to turn around all bits of that number : ones become zeros, zeros become ones. With the complement on two, one is added after that. For example the number -1 :

+1 = %0000 0001 ; the complemented number : %1111 1110 addition of 1 results in : %1111 1111 = \$FF

Negative numbers are : -1 = \$FF = %1111 1111 -2 = \$FE = %1111 1110 -3 = \$FD = %1111 1101 -128 = \$80 = \$1000 0000Complete program : 0600 A2 A0 LDX #\$AO 0602 CA M DEX 0603 D0 FD BNE M

Thus relative branches can range from -128 to +127.

0605 00 BRK

You also can use the following tables :

LSD MSD	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127

Table 3-1 Forward branch

LSD	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
MSD			_							1	_	12				
8	128	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113
9	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97
A	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81
В	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65
С	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49
D	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
E	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
F	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

Table 3-2 Backward branch

Most mistakes happen with the calculation of bytes for relative jumps, when assembling by hand !

#### 3-3 Comparisons

Comparisons always happen between a register (accumulator, X- or Y-register) and a memory location. Bits N (negative), Z (zero), and C (carry) are influenced by comparisons.

Figure 3-3 shows how :

Comparison	N	z	с
A, X, Y ( M	1*	0	0
A, X, Y = M	0	1	1
A, X, Y ) M	0*	0	1

\* comparison with twos complement

Figure 3-3 Flags with comparisons

If the contents of the accumulator (or X-register, Y-register) is smaller than the contents of a memory location, then the zero flag and the carry flag become 0. For these two flags the numbers can be between 0 and 255. For the N flag the numbers are compared in the twos complement. These numbers can be from -128 to +127.

For example :

The contents of the accumulator is FD, the contents of a memory location is 00. A comparison A > M (252-00) causes C to become 1 and Z to become 0. Here are different possibilities to branch :

Α	<	М	BCC	LABEL
А	A <= M		BCC	LABEL
			BEQ	LABEL
А	=	М	BEQ	LABEL
А	>=	М	BCS	LABEL
A	>	М	BEQ	NOT LABEL
			BCS	LABEL

The following program is a simple example for comparisons and branches. We want to input a character from the keyboard and check whether or not it is a hexadecimal number (0-9, A-F). If the character is hexadecimal, then we want to store it in location INP with address \$FF. If not, we want to leave the program (\$00 in INP).

For the input we use subroutine GETCHR, which is included in most monitors. This subroutine checks whether or not a key is pressed. If a key is pressed, the program returns from the subroutine with the ASCII character in the accumulator. Figure 3-4 shows the ASCII characters

	MSD	0	1	2	3	4	5	6	7
LSD		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	æ	Р		P
1	0001	SOH	DC1	1	1	A	Q	а	q
2	0010	STX	DC2		2 3	в	R	b	r
1 2 3 4 5	0011	ETX	DC3	#		С	S	С	S
4	0100	EOT	DC4	\$	4	D		d	t
10	0101	ENQ	NAK	%	5	E	U	е	u
6 7	0110	ACK	SYN	&	6	F	v	f	v
7	0111	BEL	ETB		7	G	w	g	w
8 9 A	1000	BS	CAN	(	8	н	X Y	h	×
9	1001	HT	EM	)	9	1	Y	!	У
	1010	LF	SUB		:	J	Z	1	z
B C	1011	VT	ESC	+	;	ĸ	[	k	{
С	1100	FF	FS		<	L	1	1	
D	1101	CR	GS	-	=	M	1	m	}
D E F	1110 1111	SO SI	RS VS	,	> 2	N	T	n	DEL
		ASCI		nara	icte				
060	00:	A9	00		LD	)A	#\$(	)0	
060	)2:	85	FF		SI	ΓA	ŞFI	7	
	0604: 20		DD F	6	JS	SR	\$F6DD		
060	607: C9 30			CN	1P	#\$30			
060	0609:		13		BC	C	\$06		

					and the second se	_
0600:	A9	00		LDA	#\$00	
0602:	85	$\mathbf{F}\mathbf{F}$		STA	ŞFF	
0604:	20	DD	F6	JSR	\$F6DD	
0607:	C9	30		CMP	<b>#</b> \$30	
0609:	90	13		BCC	\$061E	
060B:	C9	47		CMP	#\$47	
060D:	BO	OF		BCS	\$061E	
060F:	C9	3A		CMP	#\$3A	
0611:	90	07		BCC	\$061A	
0613:	C9	41		CMP	#\$41	
0615:	90	07		BCC	\$061E	
0617:	18			CLC		
0618:	69	09		ADC	#\$0 <b>9</b>	
061A:	29	OF		AND	#\$OF	
061C:	85	$\mathbf{F}\mathbf{F}$		STA	\$FF	
061E:	00			BRK		
	-				TT HEN	

Figure 3-5 program ASCII HEX

Try to assemble the program by hand and calculate the jumps. This is a very good mental exercise. Compare your branch statements with those in the program before you start the program.

Notes to part 3 :

- \* program branch
- \* positive and negative numbers \* relative addressing
- \* comparisons



Part 4

In this section we will talk about the use of subroutines. Subroutines are independent parts of programs. They are called by the statement JSR (JUMP SUBROUTINE). With RTS (RETURN FROM SUBROUTINE) you return to the main program.

4-1 How to call a subroutine

As an example we use the instruction JSR GETCHAR from the program ASCII HEX. (GETCHAR = \$F6DD on the ATARI) The first lines there are :

0600:	A9	00		LDA	#\$00
0602:	85	FF		STA	\$FF
0604:	20	DD	F6	JSR	\$F6DD
0607:	C9	30		CMP	#\$30

Location 0604 contains the command for jump to subroutine. With the execution of this statement the address of the command to be executed after that (decremented by one) is stored in the stack.

The stack

Before the call

After the call



The stack is a defined part of memory of 6502 sytems. The TOS (top of stack) is at address \$1FF. The stack pointer always points to the next available location in the stack.

It is possible to jump from one subroutine into another one. Figure 4-3 shows the model for that.



Figure 4-3 nested subroutines

The stack could hold up to 128 return addresses of subroutines at a time, but you will never need that many.

4-2 Saving the contents of registers

Most subroutines change the contents of the registers. If these contents are needed later (after RTS), they have to be saved. This can be done either in the main program or in the subroutine. If you know what registers are changed by the subroutine, then you can save the contents at an unused location. The easiest way though, is to save the contents of all registes within the subroutine. The beginning of that subroutine then looks as follows :

PHA	;ACCU -> STACK
TXA	;X -> ACCU
PHA	;ACCU -> STACK
TYA	;Y -> ACCU
PHA	;ACCU -> STACK

Prior to the RTS command, you have to restore the old contents of the registers. The end of the subroutine will look as follows :

PLA ;LOAD Y TAY ; PLA ;LOAD X TAX ; PLA ;LOAD ACCU RTS ;JUMP BACK

The contents of the registers could also be stored in auxiliary locations instead of the stack.

4-3 Exchange of data between main program and subroutine

There are three ways to exchange data between main program and subroutine.

1. Exchange via the registers. For example most keyboard input routines have the character in the accumulator at the return.

2. Exchange via the stack. This technique is used often when machine language programs are used together with high level languages (for example PASCAL).

3. The main program and the subroutine use a common memory area for the data.

The method you should use depends on the problem to be solved. If the whole program is written by one programmer, then he will use the method he likes best. If more than one programmer works together then they have to arrange the kind of exchange.

Advantages with the use of subroutines : Longer programs become split into smaller parts. The shorter parts are easier to understand and debugging becomes easier. You can build up a library of subroutines and can use these subroutines later. 4-4 Indirect jumps and indirect jumps to subroutines.

SPECL:	LDA	CART	, CHECK FOR RAM OR CART					
	BNE	ENSPEC	, GO IF NOTHING OR MAYBE RAM					
	INC	CART	, NOW DO RAM CHECK					
	LDA	CART	IS IT ROM?					
	BNE	ENSPEC	; NO					
	LDA	CARTEG	; YES,					
	AND	#\$80	MASK OFF SPECIAL BIT					
	BEG	ENSPEC	BIT SET?					
	JMP	(CARTAD)	; YES, GO RUN CARTRIDGE					
			we want the second s					
	0115011	FOR AMOUNT O	E DAM					

CHECK FOR AMOUNT OF RAM

3770

This is an indirect jump.

3758	F23F	AD	FC	BF	1. 1. 1. 1.
3759	F242	DO	12		
3760	F244	EE	FC	BF	
3761	F247	AD	FC	BF	
3762	F24A	DO	0A		
3763	F24C	AD	FD	BF	
3764	F24F	29	80		1.0
3765	F251	FO	03		
3766	F253	6C	FE	BF	
3767					
3768					
3769					



Part 5

5-1 Indexed addressing

Example for indexed addressing : We have stored data (numbers and letters) at memory locations \$1000 - \$101F. We now want to transfer this data to another area starting at \$2000. This could be done by the following program :

LDA \$1000 STA \$2000 LDA \$1001 STA \$2001 LDA \$1002 STA \$2002	Please take note! For DISK systems use \$2800 instead of \$1000, in order to avoid overlapping with DOS.
1. • J •	
LDA \$101F STA \$201F	

This program is long and tedious. Six bytes are consumed for the transfer of one byte, which means the whole program is 32\*6 = 192 bytes long. With indexed addressing this program becomes short and simple. With the statement LDA \$1000,X you load the accumulator with the contents of the memory location whose address is the sum of address \$1000 and the contents of the X-register. For example :

If X=1, the contents of location \$1001 will be stored in the accumulator; If X=2, the contents of location \$1002 will be stored in the accumulator. It is also possible to use the Y-register. The statement then would be : LDA \$1000,Y.

Here is the program :

Figure 5-1

First the X-register is loaded with zero. After that the accumulator is loaded : LDA \$1000,X then the contents are stored at \$2000,X. INX increments the Xregister. It is then checked, to see whether all data has been transferred already. We want to transfer the contents of locations \$1000 - \$101F. The first location that should not be tranfered is \$1020. If the contents of the X-register became \$20 after INX, the program should stop.

In the comment above \$1000 means the address of that location; (\$1000) means the contents of that location.

Both index registers are 8 bit long. For that reason it is possible to index from 0 to 255. Thus we can transfer a maximum of 256 bytes with this method. For the transfer of larger areas we have to use a different technique which will be discussed later. Here is another example :

We want to exchange the contents of locations \$1000 with \$10FF, \$1001 with \$10FE, \$1002 with \$10FD, etc. (figure 5-2).

First we load X with 0 and Y with FF. Then we load the contents of \$1000 and store it in the stack. After that we load the contents of \$10FF and store it at \$1000 and next we store the value in the stack at \$10FF. Lastly the Y-register is decremented and the X-register is incremented. The exchange is done when X = \$80.

0600	A2	00			LDX	#\$00	
0602	<b>A</b> 0	FF			LDY	#\$FF	$; FF \rightarrow Y$
0604	BD	00	10	М	LDA	\$1000,X	;(\$1000+X) -> A
0607					PHA		; (A) $\rightarrow$ STACK
0608	B9	00	10		LDA	\$1000,Y	;(\$1000+Y) -> A
060B		00	10		STA	\$1000,X	;(A) -> \$1000+X
060E	68				PLA		; (STACK) $\rightarrow$ A
060F	99	00	10		STA	\$1000,Y	;(A) -> \$1000+Y
0612	88		;		DEY		;(Y)-1 -> Y
0613	E8				INX		;(X)+1 -> X
0614	E0	80			CPX	#\$80	; READY ?
0616	D0	EC			BNE	Μ	
0618	00				BRK		Control of the second

Figure 5-2

The effective address with indexed addressing is the sum of the programmed address plus the contents of the index register used. The carry flag is noted with these calculations. (The carry flag will be set, if a carry appears with the calculations). With X =\$FF the contents of the accumulator will be stored at \$11DF, with the command STA \$10E0,X.

The 6502 has two more ways of addressing, which consist of indirect and indexed addressing. Note : The final address with indirect addressing is not the programmed address, but contents of that address. For example : JMP (\$2000) means a jump to \$3AFF, if the contents of \$2000 and \$2001 are \$3AFF.

## 5-2 Indexed indirect addressing

With this kind of addressing the programmed address always is an address of the zero page, with the index register always the X-register. For example LDA (\$10,X).

The final address can be calculated by adding the contents of the X-register to \$10. The contents of this and the following address is the effective address.

Example :			
Contents of		\$0E	- \$15
(0E) =	FF		
(0F) =	OF		
(10) =	00		
(11) =	11		
(12) =	2F		
(13) =			
(14) =			
(15) =	47		

If X = 0, then LDA (\$10, X) loads the contents of location \$1100; if X = 2, then LDA (\$10, X) loads the contents of \$302F, X = 4 causes the contents of \$4700 to be loaded. No attention is payed to a carry occurring during the calculation of the address. For this reason the contents of location \$0FFF will be loaded, if X = \$FE.

5-3 Indirect indexed addressing

With this kind of addressing the programmed address is in the zero page also. Only register Y can be used as an index register in this case. Example : STA (\$10),Y.

To find out the final address, add the contents of locations \$10 and \$11 to the contents of register Y. Example :

(\$20) = 3E

(\$21) = 2F

If Y = 0, then contents of the accumulator would be stored at location \$2F3E.

The last two addressing modes are used mainly as indirect addressing, with X = 0 respectively Y = 0. It then follows that LDA (\$10,X) means : load the accumulator with the contents of the memory location, whose address is stored in \$10 and \$11.

Analogous with the statement LDA (\$10),Y if Y = 0. If the contents of these addresses are changed, you can load the accumulator with the contents of different locations. We will use this technique to do a blocktransfer of not just 256, but 4k byte from \$1000 to \$2000.
060C 85 13STA \$13; (A) $\rightarrow$ HI BYTE TARGET060E Al 10M LDA (\$10,X); ((\$10)) $\rightarrow$ A0610 81 12STA (\$12,X); (A) $\rightarrow$ (\$12)0612 E6 10INC \$10; (\$10)+1 $\rightarrow$ \$100614 E6 12INC \$12; (\$12)+1 $\rightarrow$ \$120616 D0 F6BNE M; CONTINUE, IF $<>$ 0	BYTE
060E Al 10 M LDA (\$10,X) ;((\$10)) -> A 0610 8l 12 STA (\$12,X) ;(A) -> (\$12) 0612 E6 10 INC \$10 ;(\$10)+1 -> \$10 0614 E6 12 INC \$12 ;(\$12)+1 -> \$12	

0600	A2	00	86	10	86	12	A9	10
0608	85	11	A9	20	85	13	Al	10
0610	81	12	E6	10	E6	12	D0	F6
0618	E6	11	E6	13	A5	11	C9	20
0620	D0	EC	00	00	00	00	00	00
0628	00	00	00	00	00	00	00	00

### Figure 5-3

In this program first the addresses for START (\$10, \$11) and DESTINATION (\$12, \$13) are defined. Second we load the accumulator with the contents of \$1000 by LDA (\$10,X) and store it at \$2000 with STA (\$12, X). Then we increment \$11 and \$13 by 1 until we reach the first address not to be moved.

Try the following two programs as an exercise : 1. Program FILL. A part of memory with the start address in \$10, \$11 and the end address in \$12, \$13 is to be filled with the hex number, which is stored in \$14. 2. Program MOVE. A block of data (start address in \$10, \$11; end address in \$12, \$13) should be moved to another area (start address in \$14, \$15). This block may be at any location, even within the area of the block to be moved itself. This is not possible by the techniques used before.

Notes to part 5 :

- \* indexed addressing
- \* indexed indirect addressing
- \* indirect indexed addressing
- \* transfer of data within memory

# 6

# Part 6

In this chapter we will talk about the input of data (characters, numbers) into the computer. The data should be entered with the keyboard. All computers with a keyboard are equipped with a subroutine for the input of a character from the keyboard. Most times this routine is called GETCHR. Usually the ASCII code or a similar code (for example ATASCII on the ATARI) is used with these characters. An 'A' in the ASCII code for instance is \$41. This coding is used, for example, with the ClP and the PET. The APPLE computer uses \$C1 (all normal displayed characters have bit 8 = 1). It follows that you have to be careful if you want to transfer machine language programs from one computer to another one ! With the ClP a check, whether 'A' was pressed looks as follows :

JSR	GETCHR	(ATARI also)
CMP	#\$41	

With the APPLE the same would look as follows :

JSR GETCHR CMP #\$C1

If the input of data is used very often, then a 'menu' is sometimes used. This technique, that you will know from BASIC, is possible also in machinelanguage. A text is displayed on the screen and the program waits for an input from the keyboard. It then branches depending on the input. We will show the whole program in a flowchart. A flowchart explains the structure of a program through the use of graphic symbols.



Program start. Name of the program. Also program end.

Operation



Program branch

Figure 6-1 elements of a flowchart



Figure 6-2 Flowchart of a menu program The flowchart in figure 6-2 shows the structure of our program. The program first prints the text and then waits for a key to be pressed. If A, B, or E has been pressed, the program branches to the matching part. If another key has been pressed, the computer will beep and wait for another input.

This may sound simple to you, but a menu always should consider these two things :

1. The end of the program should be layed down. This means a stop of the program other than with RESET or switching off should be possible.

2. Input errors should be tied up; a warning should appear on the screen or an acustic sign (bell) should mark the error.

Here is the program.

First the screen is cleared, then the text is printed. The text is stored at memory locations starting at \$0640 and is printed by the subroutine TXTOUT.

The listing contains a few commands which are not CPU statements. These pseudo statements are for the assembler. We will talk about pseudo opcodes later.

### HEX-DUMP of the MENUE-program

0600	A97D20A4F6203306	) \$v 3F
0608	A99B20A4F6A90020	)
0610	DDF6C941D0062064	]vIAPF d
0618	061890E9C942D006	FXPiIBPF
0620	2073061890DFC945	sFXP_IE
0628	D00100A9FD20A4F6	PA@) \$v
0630	1890D2A99B20A4F6	XPR)[\$v
0638	A240A0062085F360	"@ F Es`
0640	50524F4752414D20	PROGRAM
0648	284129202050524F	(A) PRO
0650	4752414D20284229	GRAM (B)
0658	2020454E44452020	ENDE
0660	2845299BA278A941	(E) ["x)A
0668	86FF20A4F6A6FFCA	F \$v& J
0670	D0F460A278A94286	Pt`"x)BF
0678	FF20A4F6A6FFCAD0	\$v& JP
0680	F4600000000000000	t`000000
0688	000000000000000000000000000000000000000	66666666

# Source Code for the MENUE-program. Note! This is ATARI Editor/Assembler cartridge syntax

		1.0		~~~
0000				500
F385		15 PUTLIN		F385
F6DD		20 GETCHR		F6DD
F6A4	0.000	30 EDUTCH	Ŧ,	F6A4
0600		40 MENU	LDA	#\$7D
0602	20A4F6		JSR	EOUTCH
0605	203306	60 MENU1	JSR	TXTOUT
0608		70	LDA	#\$9B
060A		80	JSR	EOUTCH
060D		85	LDA	#\$00
060F	20DDF6	90	JSR	GETCHR
0612	C941	0100	CMP	#\$41
	D006	0110	BNE	MENU2
0616		0120	JSR	AO .
0619		0130	CLC	
061A		0140	BCC	MENU1
	C942	0150 MENU2	CMP	#\$42
061E		0160	BNE	MENU3
0620			JSR	В
0623	18	0180	CLC	
	90DF	0190	BCC	MENU1
0626		0200 MENU3	CMP	#\$45
0628		0210	BNE	MENU4
062A		0220	BRK	
062B		0230 MENU4	LDA	#\$FD
062D	20A4F6	0240	JSR	EOUTCH
0630		0250	CLC	
0631	90D2	0260	BCC	MENU1
		0270 ;		
0633	A99B	0275 TXTOUT	LDA	#\$9B
0635	20A4F6	0276	JSR	EOUTCH
0638	A240	0280	LDX	<b>#\$</b> 4Ö
063A	A006	0290	LDY	#\$06
063C	2085F3	0320	JSR	PUTLIN
063F	60	0330	RTS	
0640		0340	*== \$(	
0640		0350	. BYTE	E"PROGRAM (A)
0641	52			
0642	4F			
0643	47			

11

064E 52 064F 4F 0650 47 0651 52 0652 41 0653 4D 0653 4D 0654 20 0655 28 0655 28 0655 28 0656 42 0657 29 0658 20 0659 20 0658 45 0370 .BYTE"ENDE (E)" 0658 4E 065C 44	64D       50       0360       .BYTE"PROGRAM (B)"         64E       52         64F       4F         650       47         651       52         652       41         653       4D         654       20         655       28         656       42         657       29         658       20         657       29         658       20         657       29         658       42         657       29         658       42         657       20         658       45         657       20         658       45         650       45         650       45         651       20         652       20         654       20         655       20         656       20         657       20         658       20         657       20         658       20         657       20         658       45         6
064F 4F 0650 47 0651 52 0652 41 0653 4D 0654 20 0655 28 0655 28 0655 28 0656 42 0657 29 0658 20 0658 20 0659 20 0658 4E 0650 44	64F 4F 650 47 651 52 652 41 653 4D 654 20 655 28 655 28 656 42 657 29 658 20 659 20 659 20 658 4E 659 4E 656 44 650 45 655 20 655 20 656 44 655 20 656 44 656 45 656 20 657 29 658 45 658 20 658 45 658 20 659 20 658 45 658 45 658 20 659 20 650 20
0650 47 0651 52 0652 41 0653 4D 0654 20 0655 28 0655 28 0656 42 0657 29 0658 20 0658 20 0659 20 0658 45 0370 .BYTE"ENDE (E)" 0658 4E 065C 44	650 47 651 52 652 41 653 4D 654 20 655 28 655 28 656 42 657 29 658 20 659 20 659 20 658 4E 659 4E 650 45 658 4E 650 45 655 29 658 4E 655 20 658 20 658 4E 650 45 658 20 659 20 658 4E 650 45 658 4E 650 45 651 45 651 45 652 44 655 20 655 20 655 20 655 20 656 42 657 29 658 45 657 20 658 45 657 29 658 45 658 458 458 658 458 458 658 458 458 658 458 458 458 658 458 458 458 458 45
0651 52 0652 41 0653 4D 0654 20 0655 28 0655 28 0655 42 0657 29 0658 20 0658 20 0659 20 0658 45 0370 .BYTE"ENDE (E)" 0658 4E 065C 44	651 52 652 41 653 4D 654 20 655 28 656 42 657 29 658 20 658 20 659 20 658 45 0370 BYTE"ENDE (E)" 658 4E 65C 44 65D 45 65E 20 65F 20 66F 20 666 28 661 45
0652 41 0653 4D 0654 20 0655 28 0655 28 0656 42 0657 29 0658 20 0658 20 0659 20 0659 4E 0656 4E	652       41         653       40         654       20         655       28         656       42         657       29         658       20         659       20         654       45         657       29         658       20         659       20         658       45         659       20         658       45         659       20         658       45         659       20         658       45         659       20         658       45         659       20         658       45         650       44         651       20         655       20         656       28         640       28         641       45
0653 4D 0654 20 0655 28 0656 42 0657 29 0658 20 0659 20 0659 4E 0658 4E	653       4D         654       20         655       28         656       42         657       29         658       20         659       20         654       45         657       29         658       45         659       20         658       45         658       45         658       46         650       44         650       45         651       20         655       20         656       44         657       20         658       45         659       20         651       45         652       20         655       20         640       28         641       45
0654 20 0655 28 0656 42 0657 29 0658 20 0659 20 0658 45 0370 .BYTE"ENDE (E)" 0658 4E	654 20 655 28 656 42 657 29 658 20 659 20 658 45 0370 BYTE"ENDE (E)" 658 4E 65C 44 65D 45 65F 20 66F 20 660 28 661 45
0655 28 0656 42 0657 29 0658 20 0659 20 065A 45 0370 .BYTE"ENDE (E)" 065B 4E 065C 44	655 28 656 42 657 29 658 20 659 20 65A 45 0370 BYTE"ENDE (E)" 65B 4E 65C 44 65C 44 65D 45 65F 20 65F 20 66F 20 660 28
0656 42 0657 29 0658 20 0659 20 065A 45 0370 .BYTE"ENDE (E)" 065B 4E 065C 44	656 42 657 29 658 20 659 20 658 45 0370 BYTE"ENDE (E)" 658 4E 656 44 650 45 655 20 657 20 666 28 661 45
0657 29 0658 20 0659 20 065A 45 0370 .BYTE"ENDE (E)" 065B 4E 065C 44	657 29 658 20 659 20 65A 45 0370 BYTE"ENDE (E)" 65B 4E 65C 44 65D 45 65E 20 65F 20 66F 20 660 28 661 45
0658 20 0659 20 065A 45 0370 .BYTE"ENDE (E)" 065B 4E 065C 44	658 20 659 20 65A 45 0370 BYTE"ENDE (E)" 65B 4E 65C 44 65D 45 65E 20 65F 20 660 28 661 45
065A 45 0370 .BYTE"ENDE (E)" 065B 4E 065C 44	65A 45 0370 .BYTE"ENDE (E)" 65B 4E 65C 44 65D 45 65E 20 65F 20 66F 20 660 28 661 45
065B 4E 065C 44	658 4E 650 44 650 45 65E 20 65F 20 660 28 661 45
065C 44	65C 44 65D 45 65E 20 65F 20 660 28 661 45
	65D 45 65E 20 65F 20 660 28 661 45
04ED 45	65E 20 65F 20 660 28 661 45
ACAN 40	65F <sup>1</sup> 20 660-28 661-45
	660-28 661-45
	661 45
	667 29
0662 29	
	2
	664 A278 0390 A0 LDX #120
	664         A278         0390         A0         LDX         #120           666         A941         0400         AA         LDA         #\$41
	664         A278         O390         AO         LDX         #120           666         A941         O400         AA         LDA         #\$41           668         86FF         O405         STX         \$FF
	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       B6FF       0405       STX       \$FF         66A       20A4F6       0410       JSR       EOUTCH
	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       86FF       0405       STX       \$FF         66A       20A4F6       0410       JSR       EOUTCH         66D       A6FF       0415       LDX       \$FF
	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       86FF       0405       STX       \$FF         668       20A4F6       0410       JSR       EDUTCH         660       A6FF       0415       LDX       \$FF         66F       CA       0420       DEX       1
0670 DOF4 0430 BNE AA	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       86FF       0405       STX       \$FF         66A       20A4F6       0410       JSR       EDUTCH         66D       A6FF       0415       LDX       \$FF         66F       CA       0420       DEX       66F         670       D0F4       0430       BNE       AA
0670 DOF4 0430 BNE AA	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       86FF       0405       STX       \$FF         668       86FF       0405       STX       \$FF         668       20A4F6       0410       JSR       EDUTCH         660       A6FF       0415       LDX       \$FF         66F       CA       0420       DEX       670         670       D0F4       0430       BNE       AA         672       60       0440       RTS       AA
0670 DOF4 0430 BNE AA 0672 60 0440 RTS	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       86FF       0405       STX       \$FF         668       86FF       0405       STX       \$FF         664       20A4F6       0410       JSR       EOUTCH         660       A6FF       0415       LDX       \$FF         666       CA       0420       DEX       670         670       D0F4       0430       BNE       AA         672       60       0440       RTS       673         673       A278       0450       B       LDX       #120
0666 A941 0400 AA LDA #\$41	664 A278 0390 A0 LDX #120
0866 A741 0400 AA · LDA #\$41	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
0866 A741 0400 AA · LDA #\$41	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
0449 9455 0405 977 455	664 A278 0390 A0 LDX #120
0449 9455 0405 977 455	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
0000 H741 0400 HH · LDH ##41	664 A278 0390 A0 LDX #120
VODO H741 V4VV HH · LVH ##41	664 A278 0390 A0 LDX #120
- VODO H741 - U4UU HA · LUA 开始41	664 A278 0390 A0 LDX #120
0666 A741 0400 AA LDA #\$41	664 A278 0390 A0 LDX #120
0666 6941 0400 66 106 #\$41	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
- VODO P1741 - V4VV P1P · LVA - 开や41	664 A278 0390 A0 LDX #120
VODD 번7월도 'V산V' 번번 '도U번 '표원석도	664 A278 0390 A0 LDX #120
シロロロ ビスキエ シャンショビー 上口田 亜米キエ	664 A278 0390 A0 LDX #120
VODO M7*1 V*VV MM · LUM #*41	664 A278 0390 A0 LDX #120
A MARTINE AND A	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
the second	664 A278 0390 A0 LDX #120
a an and and a set of the set of	664 A278 0390 A0 LDX #120
······································	664 A278 0390 A0 LDX #120
······································	664 A278 0390 A0 LDX #120
a management of a start of the	664 A278 0390 A0 LDX #120
a national sector of the secto	664 A278 0390 A0 LDX #120
a an	664 A278 0390 A0 LDX #120
マロロロ ロノブエー ママママン ビロビ ししどう サキキエ	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
VUUUU mi/mii V/mi/// mmi LU/mi mia/41	664 A278 0390 A0 LDX #120
VUUUU mi/mii V/mi/// mmi LU/mi mia/41	664 A278 0390 A0 LDX #120
VWWW FT/TA V/TV// FTFT / LL/FT 11/P/14	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664 A278 0390 A0 LDX #120
	664         A278         0390         A0         LDX         #120           666         A941         0400         AA         LDA         #\$41
	664         A278         0390         A0         LDX         #120           666         A941         0400         AA         LDA         #\$41
	664         A278         0390         A0         LDX         #120           666         A941         0400         AA         LDA         #\$41
	664         A278         O390         AO         LDX         #120           666         A941         O400         AA         LDA         #\$41           668         86FF         O405         STX         \$FF
	664         A278         O390         AO         LDX         #120           666         A941         O400         AA         LDA         #\$41           668         86FF         O405         STX         \$FF
	664         A278         O390         AO         LDX         #120           666         A941         O400         AA         LDA         #\$41           668         86FF         O405         STX         \$FF
	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       B6FF       0405       STX       \$FF         66A       20A4F6       0410       JSR       EOUTCH
	664       A278       0390       A0       LDX       #120         666       A941       0400       AA       LDA       #\$41         668       B6FF       0405       STX       \$FF         66A       20A4F6       0410       JSR       EOUTCH

0679	20A4F6	0470	JSR	EOUTCH
067C	AGEE	0475	LDX	\$FF
067E	CA	0480	DEX	
067F	DOF4	0490	BNE	BB
0681	60	0500	RTS	
0682		0510	. END	

Figure 6-3 A menu program

Notes to part 6: \* input of text \* logic flowchart \* elements of a logic flowchart

# Differences between the ATARI Editor/Assembler Cartrigde and ATAS-1 and ATMAS-1

To explain the difference of some mnemonics of the ATARI Editor/Assembler cartridge and the Editor/Assembler and ATMAS -1 from ELCOMP Publishing we will show you the program in ATMAS or ATAS syntax as follows:

Instead of the Asterik the ATAS uses the pseudo op-code ORG (see first line).

Another difference is that the ATAS is screen oriented (no line numbers needed). Instead of the equal sign ATAS uses EQU.

Additionally ATAS allows you the pseudo op-code EPZ: Equal Zero.

There is also a difference in using the mnemonics regarding storage of strings within the program.

ATARI – BYTE "STRING"	=	ELCOMP ASC '' STRING''
– BYTE \$	=	DFB \$ (Insertion of a byte)
– WORD	=	DFW (Insertion of a word Lower byte, higher byte)

The end of string marker of the ATARI 800/400 output routine is hex 9B.

In the listing you can see, how this command is used in the two assemblers:

ATARI Assembler: -.BYTE \$9B ATMAS from ELCOMP - DFB \$9B

Depending on what Editor/Assembler from ELCOMP you use, the stringoutput is handled as follows:

# 1. ATAS 32K and ATAS 48K Cassette Version

LDX # TEXT								
LDY # TEXT/256 TEXT ASC " STRING"				There is also a difference between other assemblers				
				and the ATAS-1 or ATMAS-1 in the mnemonic				
DFE	8\$9B			code for shift and relocate commands for the				
-				accumulator. (ASL A = ASL) = 0A				
2. ATM	ACAOK		122					
Z. AT 101	A3 40K	-		(LSR A = LSR) = 4A ROL A = ROL = 2A				
			1.0		ROR			
	(			~	non	- 04		
	/ # TEXT:							
TEXT A	SC "STRI	NG"		Menu	u prog	gram from page 34 in ATAS		
	8 \$9B			synta	ax	approximation of the second second		
	a de la la la com			Ċ	DRG	\$0600		
		FUTL	IN	E	EQU	\$F385		
		GETC	HR	E	EQU	\$F6DD		
		EOUT	CH	E	EQU	\$F6A4		
0600:	A97D	MENU		L	_DA	#\$7D		
0602:	20A4F6					EOUTCH		
0605:	203306	MENU	11		JSR	тхтоит		
0608:			202		DA			
060A:	20A4F6				JSR			
060D:	A900					#\$00		
060F:	20DDF6					GETCHR		
0612:	C941				CMP			
0614:	DOOA				BNE	MENU2		
0616:	206406				JSR			
0619:	18				CLC			
061A:	90E9				3CC	MENU1		
061C:	C942	MENU	12		CMP			
061E:	D006	111.14			BNE	MENU3		
0620:	207306				JSR			
0623:	18				CLC	<u>.</u>		
0624:	90DF				BCC	MENU1		
0626:	C945	MENL	71		CMP			
0628:	D001	1 16			BNE	MENU4		
0620:					3RK	1 Thur 1 What "T		
062B:	A9FD	MENU	14			#\$FD		
062D:	20A4F6	1 11			JSR			
0630:	18				CLC	han 1 m 1 m 1 1 m 1 1		
0631:	90D2				BCC	MENU1		
0633:	499B	тхто	пт		DA			
	11//10			L		T + / L		

0635: 0638: 063A: 063C: 063F:	20A4F6 A240 A006 2085F3 60		LDX	#TEXT:H
0640: 0643: 0646: 0649: 064C:	4D2028 412920 20	ТЕХТ	ASC	
064D: 0650: 0653: 0656: 0659:	50524F 475241 4D2028 422920 20		ASC	"PROGRAM (B)
065A: 065D: 0660: 0663:	454E44 452020 284529 98		ASC	"ENDE (E)"
0664:	A278	AO	LDX	
0666:		AA		#\$41
0668:	86FF		STX	\$FF
066A:	20A4F6		JSR	EOUTCH
066D:	A6FF		LDX	\$FF
066F:	CA		DEX	
0670:	DOF4		BNE	AA
0672:	60		RTS	
0673:	A278	E	LDX	#120
0675:	A942	BB	LDA	#\$42
0677:	86FF		STX	\$FF
0679:	20A4F6		JSR	EOUTCH
067C:	A6FF		LDX	\$FF
067E:	CA		DEX	10. 10.
067F:	DOF4		BNE	BB
0681:	60		RTS	

T:H IN GRAM (A) 11

..

PHYSICAL ENDADDRESS: \$0682

39

# \*\*\* NO WARNINGS

PUTLIN	\$F385
EDUTCH	\$F6A4
MENU1	\$0605
MENU3	\$0626
TXTOUT	\$0633
AO	\$0664
В	\$0673
GETCHR	\$F6DD
MENU	\$0600
MENU2	\$061C
MENU4	\$062B
TEXT	\$0640
AA	\$0666
BB	\$0675

UNUSED

0600	A97D20A4F6203306	) \$y 3F
0608	A99B20A4F6A90020	)Ä \$V)5
0610	DDF6C941D0062064	ü∨IAPF d
0618	061890E9C942D006	FXFiIBFF
0620	2073061890DFC945	SFXP_IE
0628	D00100A9FD20A4F6	PA5) \$v
0630	1890D2A99B20A4F6	XPR)A \$v
0638	A240A0062085F360	"8 F Es'
0640	50524F4752414D20	PROGRAM
0648	284129202050524F	(A) PRO
0650	4752414D20284229	GRAM (B)
0658	2020454E44452020	ENDE
0660	28452998A278A941	(E)Ä"x)A
0668	86FF20A4F6A6FFCA	F \$√& J
0670	DOF460A278A94286	Pt '"x)BF
0678	FF20A4F6A6FFCAD0	\$V& JP
0680	F460	t "

#### Part 7



This chapter deals with the input of numbers.

7-1 Input of a hex number

For the input we use subroutine GETCHR. Subroutine PACK then checks the input (0 - 9, A - F). If the character is not a hex number, then the program leaves the input mode, having the ASCII character in the accumulator. The following figure shows the logic flowchart of PACK.



Figure 7-1 Logic flowchart of PACK

The ASCII character has to be in the accumulator, when the subroutine is entered. First the character is compared to 0, then to F. If it is smaller than 0 or greater than F, it is not a hexadecimal number. For the other characters between 0 and F, two other comparisons are to be made. If the character is smaller than ':', then it is a number between 0 and 9. If it is not smaller than A, then it is a number between A and F. In this case 9 will be added to the number. 'A' is \$41. With the addition of 9 the lower four bits then represent a 10. By shifting the contents of the accumulator to the left four times this number gets into the four higher bits. Next the contents of the accumulator and locations INL and INH are shifted left by ROL (four times).

Bit 7 gets shifted to bit 0 via the carry bit. After that the four lower bits of the accumulator are the four lower bits of location INL. The program for that is shown in figure 7-2.

The program for the input is shown in figure 7-3. The two memory locations INL and INH are set to 0. For this reason you only have to enter 4F for number 004F. For the input we use subroutine GETCHR. GETWD (start address \$0624) will be executed, until a non-hexadecimal number is entered.

7-2 Input of a decimal number

Now we want to enter a decimal number and convert it into a hexadecimal number.

0600:	C9	30	CMP	#\$30
0602:	30	lF	BMI	\$0623
0604:	C9	46	CMP	#\$46
0606:	10	1B	BPL	\$0623
0608:	C9	3A	CMP	#\$3A
060A:	30	07	BMI	\$0613
060C:	C9	41	CMP	#\$41
060E:	30	13	BMI	\$0623
0610:	18		CLC	
0611:	69	09	ADC	#\$09

0613: 0614: 0615: 0616: 0617: 0619: 061A: 061C: 061E: 061F: 0621: 0623:	0A 0A 0A 2A 26 26 88 D0 A9 60 Fig	04 80 81 F8 00 gure	7-2	ASL ASL ASL LDY ROL ROL ROL DEY BNE LDA RTS	#\$04 \$80 \$81 \$0619 #\$00
0624: 0626: 0628: 062A: 062D: 0630: 0632: 0634: 0636: 0639: 063B: 063C:	A9 85 20 20 D0 A5 29 20 10 60	00 80 81 DD 00 09 80 0F 00 EF	F6 06 10	LDA STA JSR JSR BNE LDA AND JSR BPL RTS BRK	#\$00 \$80 \$81 \$F6DD \$063B \$80 #\$0F \$1000 \$062A

Figure 7-3 Input of a hex number

HEX-Dump from both programs (Fig. 7-2 and 7-3)

0600 0608 0610 0618 0620 0628	C9 18 04 F8 85	30 3A 69 2A A9 81	30 09 26 00 20	07 0A 80 60 DD	C9 0A 26 A9 F6	41 0A 81 00 20	30 0A 88 85 00	13 A0 D0 80 06
0628 0630		81 09						06 00
0638	-	10					10000	00

The character entered is checked to see if it is a digit, inclusive, 0 through 9. The content of the input buffer is then multiplied by 10 and the new number is added.

Since the 6502 CPU doesn't have a command for multiplication we have to do that another way. One way would be to add the number 10 times. We however, use a different technique. A shift left command corresponds with a multiplication by two.

The number is stored and shifted left two times, which means a multiplication by 4. Next the original number is added so that we now have five times the original number. The final step in multiplying by 10 consists of one more shift left. The program to do this is shown in figure 7-4.

Input of a decimal number

0600	A9	00	85	80	85	81	20	DD
0608	F6	20	A4	F6	C9	30	30	3B
0610	C9	39	10	37	29	0F	20	24
0618	06	18	65	80	85	80	90	02
0620	E6	81	90	E2	85	82	A5	80
0628	85	83	A5	81	85	84	26	80
0630	26	81	26	80	26	81	A5	80
0638	18	65	83	85	80	A5	81	65
0640	84	26	80	26	81	в0	03	A5
0648	82	60	00	A9	9B	20	A4	F6
0650	A5	81	20	00	10	A5	80	20
0658	00	10	00	00	00	00	00	00
0600:	3.0	0.0				5	"	
	A9	00			LDA		#\$(	
0602:	85	80			ST	A	\$80	)
0604:	85	81			ST	A	\$81	L
0606:	20	DD	F6		JSI	R	\$F6	5DD
0609:	20	A4	F6		JSI			5A4
060C:	C9	30			CMI		#\$3	
060E:	30	3B			BM			54B

0610:	C9	39		CMP	#\$39
0612:	10	37		BPL	\$064B
0614:	29	0F		AND	#\$0F
0616:	20	24	06	JSR	\$0624
0619:	18			CLC	
061A:	65	80		ADC	\$80
061C:	85	80		STA	\$80
061E:	90	02		BCC	\$0622
0620:	E6	81		INC	\$81
0622:	90	E2		BCC	\$0606
0624:	85	82		STA	\$82
0626:	A5	80		LDA	\$80
0628:	85	83		STA	\$83
062A:	A5	81		LDA	\$81
062C:	85	84		STA	\$84
062E:	26	80		ROL	\$80
0630:	26	81		ROL	\$81
0632:	26	80		ROL	\$80
0634:	26	81		ROL	\$81
0636:	A5	80		LDA	\$80
0638:	18			CLC	
0639:	65	83		ADC	\$83
063B:	85	80		STA	\$80
063D:	A5	81		LDA	\$81
063F:	65	84		ADC	\$84
0641:	26	80		ROL	\$80
0643:	26	81		ROL	\$81
0645:	B0	03		BCS	\$064A
0647:	A5	82		LDA	\$82
0649:	60			RTS	
064A:	00	0.0		BRK	
064B: 064D:	A9	9B	20	LDA	#\$9B
064D: 0650:	20	A4 81	F6	JSR	\$F6A4
0652:	A5 20		10	LDA	\$81
0652:	20 A5	00 80	10	JSR	\$1000
0657:	A5 20	00	10	LDA JSR	\$80 \$1000
065A:	20	00	TO		\$1000
OUDA:	00			BRK	

Figure 7-4 : Input of a decimal number

The program PACK (figure 7-2) uses a loop four times with ROL, ROL INL, ROL INH. This corresponds with a multiplication by 16, which is necessary with the input of hexadecimal numbers.

Notes to part 7 :

- \* input of a hexadecimal number
- \* input of a decimal number
- \* multiplication by 10



Part 8

When you program in machine language you will use an assembler most times. An assembler is a program, which translates the mnemonic code into machine code. For example it will translate LDA #\$05 into the two bytes A9 05.

An assembler also allows you to use symbolic names. If the name PORTA appears in a program, the assembler has to write in the address previously defined for PORTA. It also has to take notice of labels. For example :

LDA PORTA BNE M1 LDA PORTB M1 STA HFZ

The assembler automatically calculates the number of bytes from BNE Ml to the label Ml.

Assemblers usually consist of two parts. The first part is a text editor for entering the source-code.

There are text editors, where the source-code has to be entered with line numbers, while others don't require them. With most assemblers, labels have to start with a letter and have to be in the first position. Commands have to be in the second position. Labels and names usually can be up to six characters long.

After the source code has been entered, the assembler translates it into machine-code. To do that it needs additional information, so-called pseudo-commands. These pseudo-commands only affect the assembler, not the program itself. Unfortunately these commands are different on most assemblers, but most assemblers use the following pseudo-commands :

1. ORG

The command ORG (ORIGIN) defines the start address of the machine-code.

ORG \$2000

means, that the code of the first line translated will start at location \$2000.

This address also is the base address for the program starting there. All absolute addresses refer to that address. An ORG command always has to be at the beginning of the assembler text, but it is possible to change it within the text.

Example :

ORG \$2000 <TEXT 1> ORG \$500 <TEXT 2>

The code of text 1 starts at address \$2000. The code of text 2 starts at address \$500. The machine code is often called the object code.

2. OBJ

The command OBJ allows you to store the machinecode at a different location in memory.

Example :

ore .	or on the ATMAS:
	ORG \$3000, \$A800
ORG \$3000	↑ ↑
OBJ \$2500	Logical address physical address

The program will be translated with all absolute addresses referring to \$3000, but the machine-code

will be stored at addresses starting at \$2500. If you want to start the program later, you first have to move it to \$3000 with a blocktransfer.

3. END

The command END shows the assembler that the text to be translated ends here.

4. EQU

With this command a certain address gets a symbolic name.

Example : PORTA EQU \$COCO

The symbolic name PORTA corresponds with the address \$COCO. In this case PORTA is used as a label and, by that, has to be in the first position in the text.

Some assemblers need an extra command for addresses from the zero-page.

HFZ EPZ \$10

The name HFZ corresponds with address 10 of the zero-page. Some assemblers use the equal sign ( = ) instead of EQU.

5. HEX

With command HEX you can store hexadecimal numbers within a program.

Example :

# DATA HEX 00AFFC05

The numbers 00 AF FC 05 are stored in four consecutive locations starting at the symbolic address DATA.

6. ASC

If you want to store text within a program, you can use command ASC.

Example : TEXT ASC "THIS IS A TEXT"

The text between the quotation marks is stored in ASCII code at address TEXT.

Some assemblers use the command BYT.

BYT 0045AF corresponds with HEX 0045AF.

BYT "TEXT" corresponds with ASC "TEXT".

For more information on the different pseudo commands please check with the manual for the assembler.

It is possible to do calculations in the address section. The following program portion shows a pseudo instruction :

### DATA HEX 00AFFC05

The command LDA DATA will load 00, LDA DATA+2 will load FC.

Be careful, if you use address calculation with relative jumps.

#### BNE \*+2

The above example causes the program to jump two bytes, but not two lines in the text. With some assemblers the \* is a pseudo command, or a pseudo address. It tells you the present value in the program counter.

Example :

LDA HFZ BNE \*+2 LDA #\$FF STA HFZ If the contents of HFZ is different from zero, then the command LDA #\$FF is jumped. Some assemblers allow all four basic arithmetic operations, but in most cases addition and subtraction will be enough.

The following is offered to the reader as a programming hint :

When in the program there is line : H EQU \$2F

then LDA H means, load the accumulator with the contents of \$2F, but LDA #H means, load the accumulator with \$2F.

Notes to part 8 :

- \* pseudo commands
- \* address calculations

# NOTES



Part 9

In this, the last chapter we will discuss some helpful suggestions and short cuts.

There are some programs, where you want the program to determine, where in memory it is located. This becomes necessary with programs which contain absolute addresses, but can run at any location in memory. With the APPLE for example, this trick is used to determine into which slot a peripheral board is plugged. Since there is no command which enables you to read the program counter, we use the following trick :

The program contains a JSR-command right to a RTS in the monitor. The present address is thereby written to the stack. You have to take into consideration, however, that the lower byte of the address is lowered by one. Figure 9-1 shows the stack pointer before, during, and after the jump to the subroutine.



Figure 9-1 : stack pointer during JSR

After the return to the main program you can bring the contents of the stack pointer to register X with TSX. Then you can access address ADH as shown in figure 2.

You also can program another way, with an indirect jump JMP (ADR) as follows : Let's assume, that the indirect jump should go to \$2010. This can be done with the following program

LDA #\$20 PHA LDA #\$0F PHA RTS

You can find this technique in the operating system of ATARI. Usually an indirect jump is programmed the following way :

LDA	#\$10
STA	ADR
LDA	#\$20
STA	ADR+1
JMP	(ADR)

If you use an address in the zero page, then the first program is four bytes shorter. If you use any address, then the first program is six bytes shorter than the second one. Here is a comparison of the execution times :

LDA # \$20	2	LDA # \$10	2	2	1
PHA	3	STA ADR	3	4	
LDA # \$0F	2	LDA # \$20	2	2	
PHA	3	STA ADR+I	3	4	1.
RTS	6	JMP (ADR)	5	5	
					_
	16		15	16	

The numbers, after the commands, means the number of machine cycles required for this command. For the second program, the first column is an address in the zero page. The second column is for any address. You can find the number of cycles for the single commands in the reference card of the 6502 microprocessor.

Usually one doesn't think much about execution time, exept with loops which occure frequently. To that a comparison of two program parts for relocation of data. Only the part which is different is compared. The rest is the same with both programs.

lst program

LDA (FROM, X)	6
STA (TO,X)	6
INC FROM	5
BNE M	2 (+1)
INC FROM+1	5
M INC TO	5
BNE Ml	2 (+1)
INC TO+1	5
Ml	
	36

The program needs 36 cycles, if no branches are executed. If a branch is executed, then one more cycle is used.

2nd program

MEM LDA FROM	4	
STA TO	4	
INC MEM+1	5	
BNE M	2	(+1)
INC MEM+2	5	
M INC MEM+4	5	
BNE Ml	2	(+1)
INC MEM+5	5	
Ml		
	32	

The second program requires four cycles less, but it is a program that changes itself. Location MEM+1 contains the lower byte and location MEM+2 contains the higher byte of the command LDA FROM. This program does not work in ROM, it has to be in RAM. The savings of 4 cycles, which corresponds with 4 microseconds if the clock frequency is 1 megahertz, doesn't look great, but it accumulates with the transfer of large quantities of data.

If, in a subroutine, there is a call of another subroutine immediately before the RTS command, then you can save seven cycles, if you replace the JSR command by a JMP command, rather than :

JSR TO RTS

use just :

JMP TO

The RTS command in subroutine TO brings you back to the same location as the RTS after JSR TO.

The processor 6502 has an indirect jump : JMP (ADR), but no indirect jump to a subroutine : JSR (ADR).

This is needed, if you want to jump to different subroutines, depending upon conditions, similar to the ON...GOTO instruction in BASIC.

If the program is in RAM, then you could use a selfmodifying program, which changes the address after JSR. If the program is in ROM, then you can use the following trick.

Somewhere in memory there is a command JMP1 JMP(ADR) 6C XX XX.

Instead of XX XX you write in the address of the subroutine to be executed. You call the subroutine with

JSR JMP1 The RTS command in the subroutine brings you back to the command following JSR JMP1.

# 0

# Some examples in Machine Code

Some examples in Machine Code

The following short programs are examples for programming in assembler language. With the first three programs, the equivalent BASIC program is also listed.

The first program prints one row of character C at the top of the screen.

The second program fills the screen with the character entered.

The third program prints the character entered enlarged.

It is a very nice exercise to print four big letters one beside the other.

With the fourth program you can play with two color-registers. Type B. to change the background, type F to change the foreground. In each subroutine you may change the luminescence by pressing L. R will restore the old colors.

One row of char C

100 PRINT CHR\$(125) 105 POKE 84,0 110 POKE 85,0 120 POKE 86,0 130 FOR I=0 TO 39 140 PRINT "C"; 150 NEXT I

# A screen full of characters

```
100 DIM A$(1)
110 INPUT A$
120 PRINT CHR$(125)
130 POKE 84,0
140 POKE 85,0
150 POKE 86,0
160 FOR I=0 TO 39
170 PRINT A$;
180 NEXT I
190 N=PEEK(84)
200 IF N<23 THEN POKE 85,0:GOTO 160</pre>
```

### A large character

```
100 CS=57344
110 DIM A$(1)
120 INPUT A$
130 A=ASC(A$)
140 A = (A - 32) * 8 + CS
145 PRINT CHR$(125)
150 POKE 84,5
160 POKE 85,10
170 POKE 86,0
180 FOR I=A TO A+7
190 \text{ Z}=\text{PEEK}(I)
200 FOR S=1 TO 8
210 \ 7 = 7 \times 2
220 IF Z<255 THEN PRINT " ";:GOTO 230
222 Z=Z-256
225 PRINT AS;
230 NEXT S
235 PRINT
240 POKE 85,10
250 NEXT I
```

#### \* MACHINE CODE EXAMPLES

\* PRINTS ONE ROW OF CHAR C

	OUTCH INCH CV CH AUX	EQU \$F6A4 EQU \$F6E2 EPZ \$54 EPZ \$55 EPZ \$F0	* ACCU TO SCREEN * KEYBOARD TO ACCU * CURSOR VERTICAL * CURSOR HORICONTAL * AUXILIARY
A800: 4C0DA8		ORG \$A800 JMP START	Secure and
A803: A97D A805: 4CA4F6	CLEAR	LDA #\$7D JMP OUTCH	* ERASES SCREEN
A808: A99B A80A: 4CA4F6	CR	LDA #\$9B JMP OUTCH	* CARRIAGE RETURN
A80D: 2003A8 A810: A900 A812: 8554 A814: 8555 A816: 8556 A818: A228 A81A: 86F0 A81C: A943 A81E: 20A4F6 A821: A6F0 A823: CA A824: D0F4	START	JSR CLEAR LDA #00 STA CV STA CH STA CH+1 LDX #40 STX AUX LDA 'C' JSR OUTCH LDX AUX DEX BNE S1	* SET CURSOR TO * THE UPPER LEFT * CORNER * SET COUNTER * SAVE X-REG * CHAR C INTO ACCU * GET X-REG * DO IT UNTIL X-REG * IS ZERO, THEN
A824: D0F4 A826: 20E2F6 A829: 00		JSR INCH BRK	* IS ZERO. THEN * WAIT FOR KEYPRESS

PHYSICAL ENDADDRESS: \$A82A

\*\*\* NO WARNINGS

### \* MACHINE CODE EXAMPLES

#### \* A SCREEN FULL OF CHARACTERS

	OUTCH INCH CV CH AUX	EQU \$F6A4 EQU \$F6E2 EPZ \$54 EPZ \$55 EPZ \$F0	* ACCU TO SCREEN * KEYBOARD TO ACCU * CURSOR VERTICAL * CURSOR HORICONTAL * AUXILIARY
A800: 4C0DA8		ORG \$A800 JMP START	040000 1008A
A803: A97D A805: 4CA4F6	CLEAR	LDA #\$7D JMP OUTCH	* ERASES SCREEN
A808: A99B A80A: 4CA4F6	CR	LDA #\$9B JMP OUTCH	* CARRIAGE RETURN
A80D: 2003A8 A810: 20E2F6 A813: 85F1 A815: A900 A817: 8554 A819: 8556 A81B: A900 A81D: 8555 A81F: A228 A821: 86F0 A823: A5F1 A825: 20A4F6 A828: A6F0 A82A: CA A82B: D0F4 A82D: A554 A82F: C917 A831: D0E8 A833: 20E2F6	START SO S1	JSR CLEAR JSR INCH STA AUX+1 LDA #00 STA CV STA CH+1 LDA #00 STA CH LDX #40 STX AUX LDA AUX+1 JSR OUTCH LDX AUX DEX BNE S1 LDA CV CMP #23 BNE S0 JSR INCH	* GET ONE CHARACTER * CURSOR TO START * OF LINE * SET COUNTER * SAVE X-REG * CHAR INTO ACCU
A836: 2003A8 A839: 00		JSR CLEAR BRK	

PHYSICAL ENDADDRESS: \$A83A

\*\*\* NO WARNINGS

# \* MACHINE CODE EXAMPLES

# \* A BIG CHARACTER

	OUTCH INCH CV CH AUX ADRL ADRH CHAR	EQU EPZ EPZ EPZ EPZ EPZ EPZ	\$F8 AUX+2 AUX+3 AUX+4	* * * * *	CURSOR VERTICAL
A800: 4C0DA8			\$A800 START		
A803: A97D A805: 4CA4F6	CLEAR		#\$7D OUTCH	*	ERASES SCREEN
A808: A99B A80A: 4CA4F6	CR		#\$9B OUTCH	*	CARRIAGE RETURN
A80D: 2003A8 A810: A900 A812: 85FA A814: A9E0 A816: 85FB A818: 20E2F6 A81B: 85FC A81D: 38 A81E: E920 A820: 85F8 A822: A900 A824: 85F9 A826: 18 A827: A203 A829: 06F8 A82B: 26F9 A82D: CA A82E: D0F9 A830: 18 A831: A5F8 A833: 65FA		LDA STA LDA STA STA SEC SBC STA LDA STA CLC LDX ASL ROL DEX BNE CLC LDA	CLEAR #00 ADRL #\$E0 ADRH INCH CHAR #\$20 AUX #00 AUX+1 #03 AUX AUX+1 S0 AUX ADRL	** * * * *	Impitable of our
A835: 85FA A835: 85FA A837: A5F9 A839: 65FB A83B: 85FB		STA LDA ADC	ADRL AUX+1 ADRH ADRH		
A83D: A90A A83F: 8555		LDA STA	#10 CH	*	TICTUL OUTINGTOT

A841:	A905		LDA	#05	*	AT CV=5 CH=10
A843:	8554		STA			
A845:	A000	WO	LDY	#00	*	GET BIT PATTERN
A847:	BlfA		LDA	(ADRL)	,Y	
A849:	85F8		STA	AUX		11.20.00
A84B:	A208		LDX	#08		
A84D:	86F9	W01		AUX+1		
A84F:	A920		LDA	#\$20	*	IF THERE IS A ONE
A851:	06F8			AUX	*	THEFT OUTING DIC
A853:	9002		BCC	Wl	*	OTHERWISE A BLANK
A855:	A5FC		LDA	CHAR		
A857:	20A4F6	Wl	JSR	OUTCH		4
A85A:	A6F9		LDX	AUX+1		
A85C:	CA		DEX			
	DOEE		BNE	W01		The second s
A85F:	2008A8		JSR	CR	*	GET NEXT BIT PATTERN
A862:	A90A		LDA	#10		TAD D SET 1 PAGE
A864:	8555		STA	CH		
A866:	A554		LDA	CV		
A868:	C90D		CMP	#13		
A86A:	F008		BEQ	W2		
A86C:	EGFA		INC	ADRL		
A86E:	D0D5		BNE	WO		
A870:	E6FB		INC	ADRH		
A872:	DOD1		BNE	WO		
A874:	20E2F6	W2	JSR	INCH		
A877:	2003A8		JSR	CLEAR		
A87A:	00		BRK			

PHYSICAL ENDADDRESS: \$A87B

\*\*\* NO WARNINGS

		* MACHI	INE (	CODE EXAM	PI	ES
						a part same
		* SETTI	ING .	THE COLOR	F	REGISTERS
		INCH OUTCH	EQU EOU			
		COLOR	~	\$2C4		
		AUX	EPZ	\$F8		
			ORG	\$A800		
A800:	4C0EA8			START		
A803:	A204	COLSAV	LDX	#04	*	SAVE COLOR REG
A805:		C1		COLOR,X		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
A808: A80A:	95F8		STA DEX	AUX,X		
A80A:	10F8		BPL	C1		
A80D:	60		RTS			
A80E:	2003A8	START	JSR	COLSAV		
	20E2F6	S0	JSR			
A814:				'B'	*	CHANGE BACKGROUND ?
A816:	202CA8		BNE	BCOLOR		
A81B:	and the state of the second	Sl		'F'	*	CHANGE FOREGROUND ?
A81D:	D003		BNE			
	2048A8	<b>a</b> 0		FCOLOR		
A822: A824:		S2	CMP BNE		*	RESTORE OLD COLORS ?
	4C64A8			RCOLOR		
A829:		<b>S</b> 3	CLC			
A82A:	90E5		BCC	S0		
A82C:	ADC802	BCOLOR	LDA	COLOR+4		ADD ONE TO
A82F:			CLC			COLOR REG
A830:	6910 8DC802			#%000100 COLOR+4	00	)
	20E2F6	Bl		INCH		
A838:		DI	CMP		*	CHANGE LUMINESCANCE
A83A:			BNE	в9		
	ADC802			COLOR+4		
A83F:			CLC	#000		
	6902 8DC802			#\$02 COLOR+4		
A842: A845:			BNE	and the second se		
	60	в9	RTS			
		FCOLOR		COLOR+2	*	
A84B:	18		CLC			EXCEPT COLOR REG
	6910 8DC602		ADC	#%000100	00	J
A84E:	8DC602		STA	COLOR+2		

A854: A856: A858:		Fl	CMP BNE				
A85C:			ADC	#\$02			
A85E:	8DC602		STA	COLOR+2			
A861:	DOEE		BNE	Fl			
A863:	60	F9	RTS				
A864:	A204	RCOLOR	LDX	#04 *	RESTORE	OLD	COLORS
A866:	B5F8	Rl	LDA	AUX,X			
A868:	9DC402		STA	COLOR, X			
A86B:	CA		DEX	14 33.			
A86C:	10F8		BPL	Rl			
A86E:	00		BRK				
# RELOCATOR

## RELOCATOR for the ATARI 400/800

This relocator for the ATARI 400/800 was developed using the ATARI Editor/Assembler cartridge.

Before you start the relocator at 32CF hex you must enter the start address, the end address as well as the destination address of the program to be relocated.

Please check your program for tables and text before relocating, because the relocator may think that this is opcode and change some bytes.

Memory location 93 hex	Lable RFLAG	Remarks 0 = Relocate, I = Blocktransfer
81 hex 82 hex	TEST1	LSB Lower MSB address of available memory
83 hex 84 hex	TEST2	LSB Upper address MSB of available memory
85 hex LSB 86 hex MSB	START	Starting address of the program to be relocated
87 hex CSB 88 hex MSB	STOP	Endaddress of the program to be relocated
89 hex LSB		New starting address of relocated program.

This is the assembly text for the ATARI Editor/Assembler cartridge. Type: ASM,#P:

while in the editor.

	0 :*******	*****	****
	20 ;*		*
	30 ;*		*
	40 ;*		*
	50 ;* PRC	GRAMM	*
	60 ;* REL	OCATO	R *
	70 ;*		*
	80 ;*		*
	90 ;******	*****	*****
0000	95	*==	\$700
0000	0100 RFLAG		\$0
0001	0110 TEST1	==	\$1
0003	0120 TEST2	==	\$3
0005	0130 START	==	\$5
0007	0140 STOP	==	\$7
0009	0150 BEG		\$9
000B	0160 OPTR	=	\$B
OOOD	0170 TEMP2	==	\$D
000F	0180 NPTR	=	\$F
0011	0190 TEMP1	==	\$11
	0200 ;		
0700	0210	*=	\$2000
2000 A205	0220 BEGIN	LDX	#\$5
2002 B505	0230 510	LDA	START, X
2004 950B	0240	STA	OFTR, X
2006 CA	0250	DEX	
2007 10F9	0260	BPL	S10
2009 E8	0270	INX	
200A A500	0280 MOVE	LDA	RFLAG
200C F006	0290	BEQ	MO1
200E 204E20	0300	JSR	MOV1
2011 4C5F20	0310	JMP	DONE
2014 A10B	0320 MD1	LDA	(OPTR,X)
2016 A8	0330	TAY	
2017 D006	0340	BNE	MD2
2019 205220	0350	JSR	SKIP
201C 4C5F20	0360	JMP	DONE
201F 204E20	0370 MD2	JSR	MOV1
	0380 T		
2022 C920	0390	CMP	#\$20
2024 D003	0400	BNE	BYTE1
2026 407920	0410	JMP	BYTE3
	0420 ;TEST	FOR 1	BYTE INTRUCTION

2029 98	0430	BYTE1	TYA	
202A 299F	0440		AND	#\$9F
202C F031	0450		BEQ	DONE
202E 98	0460		TYA	
202F 291D	0470		AND	#\$1D
2031 C908	0480		CMF	#\$8
2033 F02A	0490		BEQ	DONE
2035 C918	0500		CMF	#\$18
2037 F026	0510		BEQ	DONE
	0520	; TEST	FOR 3	BYTE INSTRUCTON
	0530	5		
2039 98	0540		TYA	
203A 291C	0550		AND	#\$1C
203C C91C	0560		CMP	#\$1C
203E F039	0570		BEQ	BYTE3
2040 C918	0580		CMP	#\$18
2042 F035	0590		BED	BYTE3
2044 C90C	0600		CMP	#\$OC
2046 F031	0610		BEQ	BYTE3
	0620	5		
	0630	; REMA	INING :	2 BYTE INSTRUCTIONS
	0640	5		
2048 204E2	0 0650		JSR	MOV1
2048 4C5F2	0660		JMP	DONE
,	0670	; MOVE	1 BYTE	
	0680	3		
204E A10B	0690	MOV1	LDA	(OPTR,X)
2050 810F	0700		STA	(NPTR,X)
2052 20092	0 0710	SKIP	JSR	IOPTR
2055 20E02	0 0720		JSR	INPTR
2058 60	0730		RTS	
	0740	5		
			2BYTES	5
	0760	•		
2059 204E2		MOV2	JSR	MOV1
205C 204E2			JSR	MOV1
205F A50B	0790	DONE	LDA	OPTR
2061 8511	0800		STA	TEMP1
2063 A50C	0810		LDA	OPTR+1
2065 8512	0820		STA	TEMP1+1
2067 A507	0830		LDA	STOP
2069 850D	0840		STA	TEMP2
2068 A508	0850		LDA	STOP+1

206D	850E	0860		STA	TEMP2+1
206F	20CE20			JSR	TEST
2072	9096	0880		BCC	MOVE
2074	F094	0890		BEQ	MOVE
2076	00	0900		BRK	
2077	EA	0910		NOP	
2078	EA	0920		NOP	
	S	0930	ş		
		0940	3BYYT	E INS	RUCTIONS
		0950	;		
		0960	4		
2079	A10B	0970	BYTE3	LDA	(OPTR, X)
207B	8511	0980		STA	TEMP1
207D	200920	0990		JSR	IOPTR
2080	A10B	1000		LDA	(OPTR,X)
2082	8512	1010		STA	TEMP1+1
2084	20E720	1020		JSR	DOPTR
2087	A501	1030		LDA	TEST1
2089	850D	1040		STA	TEMP2
2088	A502	1050		LDA	TEST1+1
208D	850E	1060		STA	TEMP2+1
208F	20CE20	1070		JSR	TEST
2092	F002	1080		BEQ	B10
2094	9003	1090		BCC	MOV2
2096	A503	1100	B10	LDA ·	TEST2
2098	850D	1110		STA	TEMP2
209A	A504	1120		LDA	TEST2+1
2090	850E	1130		STA	TEMP2+1
209E	20CE20	1140		JSR	TEST
20A1	F002	1150		BEQ	B20
20A3	BOB4	1160		BCS	MOV2
		1170	5		
		1180	ADRES	S RECO	OMPUTATION
		1190	5		
20A5	38	1200	B20	SEC	
20A6	A10B	1210		LDA	(OPTR,X)
20A8	E505	1220		SBC	START
20AA	850D	1230		STA	TEMP2
20AC	20D920	1240		JSR	IOPTR
20AF	A10B	1250		LDA	(OPTR,X)
20B1	E506	1260		SBC	START+1
20B3	850E	1270		STA	TEMP2+1
2085	20D920	1280		JSR	IOPTR

2088	18	1290		CLC	
2089	ASOD	1300		LDA	TEMP2
20BB	6509	1310		ADC	BEG
20BD	810F	1320		STA	(NPTR,X)
20BF		1330		JSR	INPTR
2002	ASOE	1340		LDA	TEMP2+1
	650A	1350		ADC	BEG+1
2006		1360		STA	(NPTR, X)
2008		1370		JSR	•
20CB	4C5F20	1380		JMF	DONE
		1390	;		
		1400	TEST	COMPA	RES 2 ADRESSES
		1410	;		
20CE	A512	1420	TEST	LDA	TEMP1+1
	C50E	1430		CMP	
20D2		1440		BNE	T10
20D4		1450		LDA	TEMP1
20D6		1460		CMP	TEMP2
2008	60	1470	T10	RTS	
		1480	9		
		1490	INCRE	MENT	OLD POINTER
		1500	ţ		
2009	E60B	1510	IOPTR	INC	OPTR
20DB		1520		BNE	INC10
20DD		1530		INC	OPTR+1
20DF	60	1540	INC10	RTS	
	1.1.2 5.1	1550	5		
		1560	; INCRE	MENT	NEW POINTER
		1570	5		
20E0	E60F	1580	INFTR	INC	NPTR
20E2	D002	1590		BNE	INC20
20E4	E610	1600		INC	NFTR+1
20E6	60	1610	INC20	RTS	
		1620	5		
	101.20	1630	; DECRE	MENT	OLD POINTER
		1640	;		
20E7	C60B	1650	DOPTR	DEC	OPTR
20E9		1660		LDA	
20EB	C9FF	1670		CMP	#\$FF
20ED	D002	1680		BNE	D10
20EF	C60C	1690		DEC	OPTR+1
20F1	60	1700	D10	RTS	
		1710	END		

You can enter this object-code with the ATMONA-1 from ELCOMP:

32CF	A2	05	<b>B</b> 5	05	95	OB	CA	10
32D7	F9	E8	A5	00	FO	06	20	1 D
32DF	33	4C	2E	33	A1	OB	A8	DO
32E7	06	20	21	33	4C	2E	33	20
32EF	1 D	33	C9	20	DO	03	4C	48
32F7	33	98	29	9F	FO	31	98	29
32FF	1 D	C9	08	FO	2A	C9	18	FO
3307	26	98	29	1C	C9	1C	FO	39
330F	C9	18	FO	35	C9	OC	FO	31
3317	20	1 D	33	4C	2E	33	A1	OB
331F	81	OF	20	A8	33	20	AF	33
3327	60	20	1 D	33	20	1 D	33	A5
332F	OB	85	11	A5	OC	85	12	A5
3337	07	85	OD	A5	08	85	0E	20
333F	9D	33	90	96	FO	94	00	EA
3347	EA	A1	OB	85	11	20	A8	33
334F	A1	OB	85	12	20	B6	33	A5
3357	01	85	OD	A5	02	85	OE	20
335F	9D	33	FO	02	90	C3	A5	03
3367	85	OD	A5	04	85	OE	20	9D
336F	33	FO	02	BO	B4	38	A1	OB
3377	E5	05	85	OD	20	A8	33	A1
337F	OB	E5	06	85	OE	20	A8	33
3387	18	A5	OD	65	09	81	OF	20
338F	AF	33	A5	OE	65	OA	81	OF
3397	20	AF	33	4C	2E	33	A5	12
339F	C5	OE	DO	04	A5	11	C5	OD
33A7	60	E6	OB	DO	02	E6	OC	60
33AF	E6	OF	DO	02	E6	10	60	Co
33B7	OB	A5	OB	C9	FF	DO	02	C6
33BF	OC	60	00	00	00	00	OO.	00
3307	00	00	00	00	00	00	00	00
33CF	00	00	00	00	00	00	00	00
33D7	00	00	ΟÖ	00	00	00	00	00



## **REVERSE VIDEO**

You can enter this program using the ATMONA-1. Start the program with the GOTO command

**GOTO 600** 

A part of the screen is displayed in reverse. If you type GOTO 600 the screen will be switched back to normal operation. Instead of RTS you can also use the BRK command.

0600:	68		ORG PLA	\$0600
0601:	A559		LDA	\$59
0603:	85D5		STA	\$D5
0605:	A900		LDA	#\$00
0607:	85D4		STA	\$D4
0609:	A603		LDX	\$03
060B:	A458		LDY	\$58
060D:	B1D4	LOOP	LDA	(\$D4),Y
060F:	4980		EOR	#\$80
0611:	91D4		STA	(\$D4),Y
0613:	C8		INY	
0614:	DOF7		BNE	LOOP
0616:	E6D5		INC	\$D5
0618:	CA		DEX	
0619:	10F2		BPL	LOOP
061B:	60		RTS	

PHYSICAL ENDADDRESS: \$061C

\*\*\* NO WARNINGS

LOOP

\$060D

0600	68	A5	59	85	D5	A9	00	85	
0608	D4	A6	03	A4	58	B1	D4	49	
0610	80	91	D4	C8	DO	F7	E6	D5	
0618	CA	10	F2	60					

# **ASC II Output**

## **ASCII Output**

This is a sample program, which can be typed in using the Editor/ Assembler cartridge or the ATMAS-1 (ATAS) from ELCOMP Publishing, Inc.

a) Using ATAS (ATMAS-1)

CTRL-I = TAB = 9 Blanks (column for commands) Start all lables at the beginning of the line.

			ORG	\$0600
		EOUTCH	EQU	\$F6A4
0600:	A900	START	LDA	#\$OO
0602:	85D4		STA	\$D4
0604:	A5D4	REP	LDA	\$D4
0606:	85D4		STA	\$D4
0608:	A5D4		LDA	\$D4
060A:	20A4F6		JSR	EOUTCH
060D:	E6D4		INC	\$D4
060F:	DOF3		BNE	REP
0611:	00		BRK	

PHYSICAL ENDADDRESS: \$0612

\*\*\* NO WARNINGS

EOUTCH	\$F6A4	
REP	\$0604	
START	\$0600	UNUSED

How to enter this program using the EDITOR from ATAS or ATMAS-1?

Start your Editor/Assembler and type

## CTRL-I

To set a TAB for

## OUT LNP1

which allows you to assemble to the printer later.

Then define your label EOUTCH, the starting address of the screen output routine in the operating system. EOUTCH has to be written at the beginning of the line. EQU is a pseudo opcode and has to be preceded by a CTRL-I.

It is convenient to mark the START of the program with the label "START".

To type in the mnemonic, set the TAB with CTRL-I.

## Hexdump of ASCII output:

0600	A9	00	85	D4	A5	D4	85	D4
0608	A5	D4	20	A4	F6	E6	D4	DO
0610	F3							

The ASCII output program in ATARI Editor/Assembler syntax.

05 *=\$060	0			
10 START L	DA #\$00; STAR	T WITH	ZERO	
20 STA \$D	4			
30 REP LDA	\$D4			
40 STA	\$D4; SAVE			
60 STA \$D				
70 LDA \$D				
	\$D4;GET CHA	PACTER		
	6A4; PRINT			
	\$D4; CHECK			
0110 BNE	COULD VIE CONSCREDUTE & C			
0000	05	*=	\$0600	
	and the second s			
0600 A900	10 START	LDA	#\$00	;START WITH ZERO
0602 8504	20	STA	\$D4	
0604 A5D4	30 REP	LDA	\$D4	
0606 85D4	40	STA	\$D4	SAVE
0608 85D4	60	STA	\$D4	SAVE
060A A5D4	70	LDA	\$D4	2
060C A5D4	80	LDA	\$D4	GET CHARACTER
060E 20A4F	6 90	JSR	\$F6A4	PRINT
0611 E6D4	0100	INC	\$D4	I CHECK
0613 DOEF	0110	BNE	REP	• • • • • • • • • • • • • • • • • • • •

# RANDOM

## **Number Generator**

## **RANDOM Number Generator**

Randomness is required for many games like dice-games, mazegames etc. The program is based on a pseudo random shift register approach. Two bytes are used as a shift register. (RNDM and RNDM+1). At least one of the locations RNDM or RNDM+1 has to be non-zero. We have chosen the zero page location \$95and \$96. Before starting the program, use the monitor to set one of these locations to a non-zero value.

After assembly you can start the program from the monitor with the GOTO 600 command.

The following program prints only one random number before it hits the BRK command. (If called from BASIC this BRK has to be replaced by an RTS command.

	; SET ITERATIONS	; SAVE COUNTER	GET BYTE		# XOR BITS 13 & 14			; SHIFT BYTE	; SHIFT 2. BYTE	GET COUNTER		; DECREMENT	IF NOT DONE DO AGAIN	GET RANDOM BYTE	FRINT				RNDM \$95	R1 \$0602
\$0600 \$F6A4 \$95	\$08		RNDM		RNDM			RNDM+1	RNDM			井串厅厅	R1	RNDM	EOUTCH		A			UNUSED
ORG EQU EPZ	LDA	PHA	LDA	ROL	EOR	ROL	ROL	ROL	ROL	FLA	CLC	ADC	BNE	LDA	JSR	BRK	\$061A		4	0
EOUTCH RNDM	RANDOM	R1															PHYSICAL ENDADDRESS:	165	\$F6A4	\$0600
	A508	48	A595	2A	4595	SA	2A	2696	2695	68	18	69FF	DOEE	<b>A595</b>	20A4F6	00	AL END	*** NO WARNINGS		
	:0090	0602:	0603:	0605:	.9090	0608:	0609:	060A:	:0000	060E:	: 4090	0610:	0612:	0614:	0616:	0619:	PHYSIC	DN ***	EOUTCH	RANDOM

NI

 0600
 A5
 08
 48
 A5
 95
 2A
 45
 95

 0608
 2A
 2A
 26
 96
 26
 95
 68
 18

 0610
 69
 FF
 D0
 EE
 A5
 95
 20
 A4

 0618
 F6
 00
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 56
 <t

The following program is also a random number generator, but it will print 10 random numbers on the screen rather than one. Note! If you count less than 10 random characters then one

character was a control character, for example CARRIAGE RE-TURN.

				\$0600					
		EOUTCH		\$F6A4					
		RNDM		\$95					
		COUNTER		\$98					
0600:			LDA						
0602:				COUNTER		the second s			
0604:		RANDOM		\$08		SET ITERATIONS			
0606:		R1	PHA			SAVE COUNTER			
0607:	A595			RNDM		GET BYTE			
0609:	2A		ROL						
060A:	4595		EOR	RNDM		;XOR BITS 13 & 14			
060C:	2A		ROL						
060D:	2A		ROL						
060E:	2696		ROL	RNDM+1		;SHIFT BYTE			
0610:	2695		ROL	RNDM		;SHIFT 2. BYTE			
0612:	68		FLA			GET COUNTER			
0613:	18		CLC						
0614:	69FF		ADC	#\$FF		; DECREMENT			
0616:	DOEE		BNE	R1		; IF NOT DONE DO AGAIN			
0618:	A595		LDA	RNDM		GET RANDOM BYTE			
061A:	20A4F6		JSR	EOUTCH		PRINT			
061D:	E698		INC	COUNTER					
061F:	A90A		LDA	#\$0A					
0621:	C598		CMP	COUNTER					
0623:	DODF		BNE	RANDOM					
0625:	00		BRK						
PHYSIC	PHYSICAL ENDADDRESS: \$0626								
*** Ní	*** NO WARNINGS								

\*\*\* NO WARNINGS

EOUTCH	\$F6A4	RNDM	\$95
COUNTER	\$98	RANDOM	\$0604
R1	\$0606		

0600	A9	00	85	98	A5	08	48	A5	
0608	95	2A	45	95	2A	2A	26	96	
0610	26	95	68	18	69	FF	DO	EE	
0618	A5	95	20	A4	F6	E6	98	A9	
0620	OA	C5	98	DO	DF	00			

## NOTES

## Accessing Machine Language Programs from BASIC

## Accessing Machine Language Programs from BASIC

The BASIC programmer often wants to speed up a program. The best to do that, is to link a machine language subroutine to BASIC. Therefore the machine language code has to be placed in a protected area (save from BASIC). From BASIC a machine language subroutine can be called by the statement

10 A = USR(X) :

X is the starting address of the machine language subroutine in decimal

Let us now use the Reverse Video program to demonstrate the technique.

			ORG	\$0600
0600:	68		PLA	
0601:	A559		LDA	\$59
0603:	85D5		STA	\$D5
0605:	A900		LDA	#\$00
0607:	85D4		STA	\$D4
0609:	A603		LDX	\$03
060B:	A458		LDY	\$58
060D:	B1D4	LOOP	LDA	(\$D4),Y
060F:	4980		EOR	#\$80
0611:	91D4		STA	(\$D4),Y
0613:	C8		INY	
0614:	DOF7		BNE	LOOP
0616:	E6D5		INC	\$D5
0618:	CA		DEX	
0619:	10F2		BPL	LOOP
061B:	60		RTS	

PHYSICAL ENDADDRESS: \$061C \*\*\* NO WARNINGS First we have to translate the machine code from hex into decimal.  $68 = 104 \text{ dec}, A5 = 165 \text{ dec}. \dots \text{ etc}.$ 

600 hex = 1536 dec. = Start of our program.

Then we use the following BASIC program to poke the code into memory starting at location 1536 dec.

```
10 DATA 104,165,89,133,213,169,0
20 DATA 133,212,166,3,164,88,177
30 DATA 212,73,128,145,212,200
40 DATA 208,247,230,213,202,16
50 DATA 242,96
60 FOR I=1 TD 28
70 READ A
80 FOKE (1535+I),A
90 NEXT I
100 END
200 B=USR(1536)
```

To call the machine language subroutine from BASIC you type in GOTO 200. Never forget to terminate your machine language program with a RTS (60 hex = 96 dec.) for RETURN from subroutine, because BASIC uses a JSR (jump subroutine) to get to the machine language program.

## Number systems



#### CHAPTER A : NUMBER SYSTEMS

In this chapter we will develop some straightforward mathematics, based on daily experience, which will make it much simpler to model the internal workings of microcomputers.

Decimal numbers Quantity Binary Numbers, BITS, and BYTES Hexadecimal Numbers

DECIMAL NUMBERS, AND THE CONCEPT OF QUANTITY ...

Western culture has adopted the ten arabic symbols: 0,1,2,3,4,5,6,7,8, and 9 to represent various quantities. Many other symbols are available to describe a particular quantity. For example, 'three' may be symbolized as three, 3, trois (French), III (Roman Numerals), etc.

With the exception of the Roman Numerals, the above examples refer to the DECIMAL, or BASE-TEN number system which we use daily. The base-ten system is charaterized by the ten symbols which are available to use in constructing symbolic representations of various quantities. For large (multi-digit) numbers, we combine several symbols, and assign each symbol a multiplier based upon it's position within the series of symbols. For example, we represent the number of eggs in a carton with the symbols '12'. The symbol on the far right side is in what we call the 'unit' position. The next symbol to the left is in what we call the 'tens' position, and represents the number of complete

groups of ten eggs. The total number of eggs is equal to ten times the number in the tens position, plus one times the number in the unit's position. Were there another symbol to the left, that symbol would be multiplied by ten, and then ten again. (i.e. multiplied by one-hundred). Were there a symbol still further to the left, then that symbol would be accompanied by yet another multiplication by ten. (i.e. multiplied by one-thousand).

Summarizing, the base-ten (or decimal) number system is characterized by:

- 1). A basic set of TEN symbols (0-9).
- Each digit positioned left of the unit position are accompanied by a multiplier, and that multiplier increases by a factor of TEN for every additional digit postion to the left.
- 3). Decimal numbers are NOT the only method of representing a quantity.

We will now explore some number systems commonly used in association with computer systems. (They are harder for us, but easier for the computer!).

BINARY NUMBERS ...

Generally, computers do not deal directly with the symbols of the decimal number system. The computer is made up of combinations of circuits capable of presenting only two basic symbols (as opposed to ten). Logic circuits inside the computer represent one symbol with a high level voltage (often about five volts), and the other symbol with a low level voltage (often about zero volts). These states are often described with the symbols 'high' or 'l' for the high voltage level, and the symbols 'low' or '0' for the low voltage level. Multiple digit binary numbers can therefore be represented by multiple wires, with each wire at either a 'l' or a '0' voltage level. By drawing a parallel to the base-ten number system, we may define this to be a BASE-TWO (or BINARY) number system, summarized by the following characteristics:

1). A basic set of TWO symbols (1,2).

 Each digit positioned left of the unit position are accompanied by a multiplier, and that multiplier increases by a factor of TWO for every additional digit postion to the left.

Significance of digit position, decimal numbers versus binary numbers:

DECIMAL(10000'S) (1000'S) (100'S) (10'S) (1'S) BINARY (16'S) (8'S) (4'S) (2'S) (1'S) Some examples of binary numbers follow.

	BASE-2 (BINARY)	EXPLANATION OF BINARY
NONE	0	0 IN UNIT'S PLACE
ONE	1	1 IN UNIT'S PLACE
TWO	10	2 TIMES ONE IN TWO'S
		PLACE, PLUS ONE IN UNIT'S PLACE.
THREE	11	2 TIMES ONE IN TWO'S
THREE	TT	PLACE, PLUS ONE IN
		UNIT'S PLACE.
FOUR	100	2 TIMES 2 TIMES ONE IN
		FOUR'S PLACE, PLUS TWO
		TIMES ZERO IN TWO'S
		PLACE, PLUS ZERO IN
		UNIT'S PLACE.
FIVE	101	AS ABOVE, BUT ONE IN
		UNITS PLACE.

THIRTEEN	1101	AS ABOVE, BUT ADD 2 TIMES 2 TIMES 2 TIMES
		ONE IN THE EIGHT'S PLACE.

Note that in the decimal system, symbol position was used to represent multipliers of 1, 10, 100, 10000, etc. In the binary number system, symbol position is used to indicate multipliers of 1, 2, 4, 8, 16, 32, 64, 128, 256, etc.

Using the above multipliers, you should be able to convert the following binary numbers (left column) into the decimal numbers in the righthand column.

BINARY NUMBER SYMBOL	DECIMAL NUMBER SYMBOL
	، ويه زيد إين أوب أوب أوب أوب أوب اليه إله إله إله أوب
110	6
101000	40
1000000	64
111111	63
111110	62
111101	61
11111111	127

There is no real trick to reading binary numbers. If you desire to get the numbers into decimal form, then there is no avoiding the process of multiplying the appropriate digits by 1, 2, 4, 8, 16, etc., and adding up the results.

One digit of a binary number, or one wire in the computer, can represent only one of two possible states. Thus one digit certainly does not contain a great abundance of information. It is therefore appropriate that we refer to one digit of a binary number as a BIT. A bit may be either a one or a zero. Carrying this madness one more step, we refer to a group of 8 BITS (an 8 digit binary number) as a BYTE.

It is important to note that the binary number system is simply an alternative way to write a number, just as Roman Numerals provide an alternative way to write a number. In all cases, a given SYMBOL represents a QUANTITY, and the method we choose to write it is of secondary importance.

## **Hexadecimal Numbers**

HEXADECIMAL NUMBERS ....

The preceeding discussion of binary numbers demonstrated that binary symbols for large quantities become very cumbersome, due to the very large number of digits which must be used. This is the natural consequence of having only two possible symbols per digit. In the decimal number system, we had ten symbols available, and large quantities could be represented with relatively few digits. Ideally, we need a number system which provides us with a large number of symbols, while retaining a simple relationship to the on/off world of individual wires within the computer.

Note that a four bit number (four digit binary number) may represent any quantity from zero (0000) to fifteen (1111), for a total of sixteen possible combinations. Now suppose we assign a SINGLE letter or number to each of these combinations, as shown in the righthand column of the table below.

DECIMAL NUMBER	BINARY NUMBER	HEXADECIMAL NUMBER
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	А
11	1011	В
12	1100	С
13	1101	D
14	1110	E
15	1111	F

Don't be taken aback by the use of letter symbols to represent numbers. After all, we are making the rules here, and if we wish to use the symbol 'D' to represent a quantity of thirteen, then so be it.

The above sixteen symbols (0-9, and A-F)are the sixteen basic symbols of the HEXADECIMAL (or BASE-SIXTEEN!) number system. For multiple digit numbers, we once again the start with UNITS position. But now, each time we move one digit position to the left, we a multiplication add by sixteen.

DECIN	1AL	BIN	ARY	HEXADECIMAL	EXPLANATION
15			1111	L F	15 IN UNIT'S PLACE.
16		1	0000	0 10	PLACE. 1 IN 16'S PLACE.
17		1	000	1 11	l IN 16'S PLACE, PLUS l IN UNIT'S PLACE.
42		10	1010	) 2A	2 IN 16'S PLACE, PLUS 10 IN UNIT'S PLACE.
255		1111	1111	L FF	15 IN 16'S PLACE, PLUS 15 IN UNIT'S PLACE.
256	1	0000	0000	D 100	l IN 256'S PLACE, PLUS ZERO IN 16'S PLACE, PLUS ZERO IN UNIT'S PLACE.
769	11	0000	000	1 301	THREE IN 256'S PLACE, PLUS ZERO IN 16'S PLACE, PLUS 1 IN UNIT'S PLACE.
783	11	0000	1113	l 30F	THREE IN 256'S PLACE, PLUS ZERO IN 16'S PLACE, PLUS 15 IN UNIT'S PLACE.

The HEXADECIMAL (BASE-SIXTEEN) number system may be summarized by the following charateristics:

- 1). A basic set of 16 symbols (0-9,A-F).
- Each digit positioned left of the unit position is accompanied by a multiplier, and that multiplier increases by a factor of sixteen for every additional digit positio to the left. (i.e. Multipliers of 1,16,256,4096, etc. are used).

Note that binary representations may be very easily converted to hexadecimal representations via the following steps:

- Group the binary number into groups of four bits, starting with the unit's position, and proceeding right to left.
- 2). Write the hexadecimal symbol for
- 2). Substitute the appropriate hexadecimal symbol for each four-bit group from the original number.
- Simply reverse this process to convert hexadecimal numbers into binary numbers, four bits at a time.

Hexadecimal numbers provide an extremely compact means of expressing multiple-bit binary numbers.

When reading a multiple digit number, it is not always immediately clear whether it is a binary, decimal, or hexadecimal representation. The symbol '1101' might be interpreted as a binary number (thirteen), a decimal number (one-thousand one-hundred and one), or as a hexadecimal number (four-thousand three-hundred and fifty-three =  $1 \times 4096 + 1 \times 256 + 0 \times 16 + 1 \times 1$ ). The number '1301' is clearly not a binary representation (it contains a '3'), but it could be interpreted as either a decimal or hexadecimal number.

In those instances when binary numbers are used, the writer usually calls attention to this fact, either by using a subscript '2', or by enclosing the notation 'binary' in the text of his discussion. Hexadecimal numbers are often distinguished from decimal numbers by preceding the hexadecimal number with a dollar sign, or by suffixing the hexadecimal number with a capital H. (i.e. \$43C7, \$7FFF, \$4020, IAD7H, F37IH, 9564H). The dollar sign convention is the one adopted by most users of computers based on the 6502 microprocessor chip,including Ohio Scientific Instruments, and is the convention used in this book.

CHAPTER A PROBLEMS...

1). Convert the following binary numbers into decimal representations.

1111	1111
0111	1111
111	1111
1	0000
1000	1000
0100	0101
1111	1110

(ANSWERS: 255, 127, 127, 16, 136, 69, 254).

2). Convert the binary numbers given in problem number (1) into hexadecimal numbers.

(ANSWERS: \$FF, \$7F, \$7F, \$10, \$88, \$45, \$FE).

Here is a subroutine in machine-language for conversion of hexadecimal to decimal numbers:

			ORG	\$0600
0600:	85D4		STA	\$D4
0602:	86D5		STX	\$D5
0604:	A900		LDA	<b>#\$</b> 00
0606:	85D6		STA	\$D6
0608:	85D7		STA	\$D7
060A:	85D8		STA	\$D8
060C:	F8		SED	
060D:	A010		LDY	#\$10
060F:	A203	LOOP2	LDX	#\$03
0611:	06D5		ASL	\$D5
0613:	26D4		ROL	\$D4
0615:	BSDS	LOOP1	LDA	\$D5,X
0617:	75D5		ADC	\$D5,X
	95D5		STA	\$D5,X
061B:	CA		DEX	
061C:	DOF7		BNE	LOOF'1
061E:	88		DEY	
061F:	DOEE		BNE	LOOP2
0621:	DB		CLD	
0622:	A5D6		LDA	\$D6
0624:	A6D7		LDX	\$D7
0626:	A4D8		LDY	\$D8
0628:	60		RTS	

PHYSICAL ENDADDRESS: \$0629

\*\*\* NO WARNINGS

L00P2	\$060F
LOOP1	\$0615

0600	85D486D5A90085D6	ETFU) SEV
0608	85D785D8F8A010A2	EWEXX P"
0610	0306D526D4B5D575	CFU&T5Uu
0618	D595D5CADOF788D0	UUUJFWHF
0620	EED8A5D6A6D7A4D8	nX%V&W\$X
0628	60	*

The hexadecimal number has to be in the accumulator (higher byte) and in the X-register (lower byte) when you jump to the subroutine.

Example:

We want to convert 101F hex into a decimal number.

This can be done as follows:

A9 10 LDA # \$10 A2 1F LDX # \$1F 20 00 06 JSR \$0600 00 BRK

If ATMONA-1 hits a break BRK, it displays the contents of the registers. The decimal number is in the X-register and in the Y-register.

101F hex = 4127 dec.

## NOTES

## **Digital Concepts**



## CHAPTER TWO: DIGITAL CONCEPTS

In this chapter we present an overview of digital logic concepts, and the kinds of electronic devices used to accomplish logical operations and data storage within your computer.

LOGIC IN PROGRAMMING AND COMPUTER HARDWARE LOGIC OPERATIONS AND LOGIC GATES COMBINATIONAL LOGIC AND DECODERS DECODERS AND MEMORY NAND, NOR, AND EXCLUSIVE-OR GATES Problems, Further Reading

### LOGIC IN PROGRAMMING AND COMPUTER HARDWARE

"...a computer is like a brain, a dumb brain, it doesn't do anything unless you program it first, and then it just follows your instructions one after another..."

-reaction of ten-year-old to computers.

People program computers to perform sequences of logical operations. A computer program consists of a sequence of instructions for the computer. Often we wish the computer to decide between alternative courses of action, based upon some information which is external to the program. For example, a computer might be programmed to control the signal lights at a railway crossing. Sensor switches would be placed some distance down the railway, such that they can detect an oncoming train. The computer program might read something like:

- 1. START HERE
- 2. CHECK TO SEE IF A TRAIN IS COMING
- 3. IF A TRAIN IS COMING, THEN SKIP AHEAD TO LINE 5 OF THE INSTRUCTIONS
- 4. GO BACK TO STEP 2 OF THE INSTRUCTIONS
- 5. CHECK TO SEE IF THE SAFETY BARRIER IS LOWERED
- 6. IF THE SAFETY BARRIER IS UP, THEN LOWER IT
- 7. CHECK TO SEE IF THE TRAIN IS STILL HERE
- 8. IF THE TRAIN IS STILL HERE, OR, IF ANOTHER TRAIN IS COMING, THEN GO BACK TO STEP 7 OF THE INSTRUCTIONS
- 9. RAISE THE SAFETY BARRIER
- 10. GO BACK TO STEP 2 OF THE INSTRUCTIONS

The above PROGRAM acts upon the DATA (or information) supplied by the train sensor switch. Another example would be the word-processor program upon which this manuscript is being typed. That program decides which letter to code into computer memory, based upon which one of the keyboard switches are pressed by the typist. Each of these examples also has means provided to output some result to the real world. In the case of the railway crossing, the computer has control of the position of the safety barrier, and uses that barrier to inform people of it's decision regarding the presence or absence of oncoming trains. The word processor program has control of a CRT (picture tube) upon which it displays the text input by the typist. It also outputs this text to computer memory, from whence the typist may command that it be recalled, corrected, and output to a printer. In summary, the computer executes a SEQUENCE of LOGICAL instructions upon some source of DATA input (switches, keyboards, memory, etc.), and produces some consistant OUTPUT as a result. In the remainder of this chapter, we will examine some of the fundamental electronic hardware used to accomplish logical operations within the computer.

## LOGIC OPERATIONS AND LOGIC GATES ...

Consider the following statements:

If (A is true) Then (Z is true) If (A is false) Then (Z is False)

We shall assume A, Z, etc. are all either true or false, with nothing in-between being possible. With the above two statements, we have completely defined the condition of the OUTPUT Z, for all possible conditions of the input A. Suppose that we wish to model statements such as the above two, using electronic circuits. Let us define:

- TRUE is to be represented by any voltage in the range from +2 volts to +5 volts.
   (i.e. HIGH).
- FALSE is to be represented by any voltage in the range from 0 volts to +1/2 volt. (i.e. LOW).

Now consider a short piece of plain copper wire, the left end labeled "INPUT---A", and the right end labeled "OUTPUT---Z." This piece of wire will certainly model our original logical statements, as re-written:

1. If (A is HIGH) then (Z is HIGH). Certainly, if we connect a 'HIGH' voltage input to point A, then the wire will carry this same high voltage to the output at point Z.

2. If (A is LOW) then (Z is LOW). Once again, the input from A is carried directly to the output at Z.

There is almost always another way to accomplish any given task, and the above example is no exeception. There are electronic circuits other than our piece of wire which we could connect from A to Z, and obtain the same result. The need for these should become apparent as we continue.

Consider the statements:

- 1. If (A is true), then (Z is false)
- 2. If (A is false), then (Z is true)
  - (i.e. Z is always the opposite of A).

We cannot model this more complicated situation with only a piece of wire. We must use a readily available electronic circuit called a "NOT-gate", or "INVERTER." These devices are manufactured by many firms in many different forms. For the time being, it is perfectly sufficient to imagine a small box with two wires sticking out. One wire is our familiar input A, and the other wire is our output Z. If we put a high level on the input of an inverter, then we will get a low level at the output. A low level on the input yields a high level at the output. Forcing some signal INTO the output pin is forbidden, but the output of one inverter could certainly control the input to a second inverter. Clearly the output of inverter #2 would be exactly the same as the input to inverter #1. (This is a combination which could replace the copper wire in our earlier example).

There is a standard symbol used to represent an inverter. It is shown below in Figure 2.1.



There is a standard symbol used to represent a circuit which behaves as our copper wire did. This symbol represents a logic circuit whose single output duplicates it's single input. It is shown below in Figure 2.2. Note the absence of the "bubble" at the output, as compared with the inverter in figure 2.1. The bubble symbolizes the inversion process.



## 

In certain situations we desire to connect the inputs of a number of different logic gates too the output of a single logic gate. If this number becomes too large the output of an ordinary gate might become overloaded. To prevent this we could connect the single output involved to the inputs of a pair of identical logic buffers. We could then distribute the large number of logic gate inputs between the two buffer outputs. Each buffer would have to drive only half the total number of inputs, and would not overload. More or larger buffers could be used if nessesary.

Consider the following statement:

If (A is true) OR (B is true), then (Z is true). (Otherwise Z is false).

This describes a single output (Z) controlled by two inputs (A and B). It is convenient to examine the possible outputs at Z, for all possible input combinations, through the use of a "truth table." A truth table for the current example is shown below in Figure 2.3. Note that a 'l' is used to represent a 'true' condition, and that our electronic circuits would represent this with the 'high' voltage level.

		TRUTH TAB $Z = (A OR)$			
:	INPUT A	INPUT B	:	OUTPUT 2	Z
:	· 0	0	:	0	
:	0	1	:	1	:
:	1	0	:	1	:
:	1	1	:	1	;
:.					;

FIGURE 2.3

In figure 2.3 we have described the operation of a "two-input OR-gate." This logical building block may be thought of as a box with THREE wires protruding. The three wires are inputs A, B, and output Z. Such circuits are readily available, and your microcomputer contains many, many of them. Note that we might also create a "Three-input OR-gate," which might have three inputs A, B, C, and output Z. In this case, output Z would become 'true' if any one OR more of the inputs became 'true.'

The logical symbol for a two-input OR-gate is shown in Figure 2.4, together with the symbol for a 3-input OR.





In the last example, we described how a logical output was based upon the truth of one OR another input. Frequently we wish to base some output upon the simultaneous truth of two inputs. For example:

If (a train is coming) AND (the safety barrier is up), then (lower the safety barrier).

If (A is true) AND (B is true) then (Z is true).

As in the case of the OR gate, we could just as easily base the truth of an output upon the simultaneous truth of three (or many more) inputs. Once again, the AND-gate is a readily available electronic circuit, supplied with two or more inputs as desired. The standard logic symbols for both two and three input AND-gates are shown below in Figure 2.5.





In summary, we have presented three principle types of logic gates. These are the AND, OR, and NOT gates. Each of these gates is readily available, usually packaged as several gates within a single plastic or ceramic cube, with input and output wires protruding in neat rows. In addition to the input and output wires, each package has at least two wires which must be connected to a source operate it's internal power in order to of circuitry. In the very common "Transistor-Transistor-Logic" "TTL") (or familv which we describe, the inputs recognize voltages "true" or "l." above 2 volts as a The inputs recognize voltages below about 1/2 volt as "false" or "0." The voltages in the "no man's land" between 1/2 volt and 2 volts are illegal, and result in unpredictable performance of the gate circuit. Furthermore, voltages less than 0 (negative voltages), and voltages greater 5 than volts are excessive, and will damage the inputs. When a gate senses that it should send it's output high (or true), it will force the output to some voltage in the legal region between 2 and 5 volts. Otherwise the gate holds the output false, with a voltage between 0 and about 1/2 volt. Note that the output levels of a gate will always fall within the legal, recognizable voltage areas of an input. Thus it is possible to chain these simple gates together to perform complex logical operations built upon combinations of OR's, AND's, and NOT's acting upon some initial input(s).

#### COMBINATIONAL LOGIC AND DECODERS ...

Problem: Given four logic inputs A, B, C, and D, which are available on four wires within a computer, design a circuit which will set one logic output true if and only if ABCD=1010. (i.e. A=1, B=0, etc.).

Solution: Let's call our final output 'Z'. We wish to build a circuit such that:

- IF (A IS TRUE ), AND
  - (B IS FALSE), AND
  - (C IS TRUE ), AND
  - (D IS FALSE), THEN (Z IS TRUE)

The B and D terms make it impossible to solve this problem with only a four-input AND-gate. However, if we put inverters on B and D then we might define two new signals:

M=NOT-B (i.e. M is the inverse of B). N=NOT-D We use these signals to write:

IF (A IS TRUE ), AND (M IS TRUE ), AND (C IS TRUE ), AND (N IS TRUE ), THEN (Z IS TRUE)

Our design uses two inverters to derive M and N from B and D respectively. M, N, A, and C are then combined with a four-input AND-gate. This combination is shown in Figure 2.6.



Figure 2.6 is an example of a decoder circuit. The circuit decodes a complex input, and generates a particular output for one possible state of the input. If we regard the four-bit input ABCD as a four bit binary number, then our decoder circuit decodes a count of ten. (Binary 1010). Recall that four-bit binary number has sixteen possible а combinations, zero thru fifteen. It is perfectly possible to design a decoder with four input lines, and sixteen outputs. Each output would represent exactly one of the sixteen possible combinations of the four-bit binary input. Since the input must, of course, be in one and only one of these possible states, it follows that one and only one of the output pins will be true at any one time. Figure 2.7 contains a truth table for such a circuit. Figure 2.8 contains a circuit diagram. The inputs are labeled ABCD, and the sixteen outputs are labeled Y0 thru Y15.

TRUTH TABLE: 4-INPUT 16-OUTPUT DECODER

:INPU	٦.	- 454						OI	JTH	יין זכ	<u>г</u> с	Y-				
:ABCD		1	2	3	4	5	6						12	13	14	15:
:																*
:0000	:1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0:
:0001	:0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0:
:0010	:0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0:
:0011	:0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0:
:0100	:0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0:
:0101	:0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0:
:0110	:0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0:
:0111	:0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0:
:1000	:0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0:
:1001	:0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0:
:1010	:0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0:
:1011	:0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0:
:1100	:0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0:
:1101	:0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0:
:1110	:0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0:
:1111	:0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1:
:	:															:

FIGURE 2.7



## 

Decoders such as the one shown in Figure 2.8 are available within a single package. Such a package measures about 2/3 inch wide, 2-1/2 inches long, and 1/8 inch high. There are 24 pins extending from the package. These connections consist of the 4 main inputs, 16 outputs, 2 power supply connections, and 2 "enable" inputs. Both of the enable inputs must be true, else NONE of the outputs will go true, irrespective of the state of the 4 main inputs. Smaller packages are available which function as 3-to-8 decoders and 2-to-4 decoders. The outputs of these devices are often inverted by comparison with the decoder example above. (i.e. The one and only selected output will be "low", and all others will be "high"). Figure 2.9 shows a sketch of a typical TTL integrated circuit containing a few logic gates.



Vcc = Pin 24 GND = Pin 12

DECODERS AND MEMORY ...

Decoders are important to the operation of the memory arrays in your computer. Memory consists of a large number of locations wherein the computer may store or recall either "l's", or "0's", as needed. In "8-bit" computers, these locations are grouped into sets of 8-bit BYTES as mentioned in chapter one. Each byte has a unique "ADDRESS", often compared to a post office box number.

The computer's central processing unit (CPU) accesses a particular byte via the following process.

1. CPU sets a READ/WRITE control line to the proper state (high or low) to indicate a read memory or write to memory operation.

2. CPU outputs the unique address of the byte in question. The address is output in binary form onto a set of wires called "the ADDRESS BUS." Most small microcomputers use a sixteen wire address bus.

There are 65536 possible combinations of the sixteen address lines, meaning that the CPU is capable of distinguishing and controlling 65536 bytes of 524288 information. (Or 8 X 65536 = bits). а of this decoding 16-to-65536 decoder. Most is accomplished inside the memory integrated circuits, so it is not nessesary to imagine an integrated circuit with over 65000 pins protruding! Tn the case of a read operation, this decoder allows the 8 bits contained in a single location to be output to the CPU via a set of 8 wires called "the DATA BUS." In the case of a write operation, data passes FROM the CPU INTO the 8 bits of memory indicated by the address bus.

<<<<<FIGURE 2.10 CPU BUS SYSTEM>>>>>>



NAND, NOR, AND EXCLUSIVE-OR GATES ...

Consider the effect of adding an inverter to the output of an AND gate. If we call the two inputs A and B, and the final output Z, then we might describe the resulting logic function as:

If (A is true) AND (B is true), Then (Z is FALSE).

We call this logic function a "NAND GATE". We might write Z = A NAND B in this case. If we added yet another inverter, we would be back to a simple AND function. It turns out that it is easier to make NAND gates than AND gates. For this reason NAND gates are cheaper and more common.

As in the case of the NAND gate, an OR gate with an inverted output is called a NOR gate. Once again, this is a very common form of gate. NAND gates are drawn as AND gates with an inversion bubble at the output. NOR gates are drawn as OR gates with and inversion bubble at the output. (See Figures 2.11 and 2.12 for NAND and NOR standard logic symbols).

In the case of 2-input OR gates, the output was true if EITHER or BOTH inputs were true. The "exclusive-OR" gate excludes the case where BOTH inputs are true. Its performance could be stated:

If ( (A is true) OR (B is true) ) AND
 ( (A is false) OR (B is false) ),
 Then (Z IS TRUE).

The standard logic symbol for the exclusive-OR gate is shown in Figure 2.13.



106

END

#### PRODUCTS FOR ATARI\* 400/800 FROM ELCOMP

#### BOOKS:

ATARI BASIC - Learning by Using Ar seedilent took for the beginner, Mony short programs described by the beginner of the strange computers are described toereen drawners, special sounds, kvys, baddes, joviticks, specialized geneen routines, granhers, sound applications, peets, baker, and special stuff). Also special program routines. Description of the strange of the strange of the program routines. Description of the strange of the program routines. Description of the strange of t

Games for the ATARI Computer This book describes advanced programming techniques like plaver missile graphics and use of the hardware-registers. Contains many ready to run programs in BASIC and one called GUNFIGHT in machine language. Order #162 \$7.95



Pogramming in 6502 Machine Language on your PET-CDM 2 complete Editor/Assembler 1 Source code 3 Readump + description plus a powerful machine language monitor (Headump) -Crider #166

w to program your ATARI in 6502 machine language roduction to machine language for the BASIC programmer \$9.95 Introduction Order #169

#### SOFTWARE IN BASIC FOR ATARI

products in DATA description, and pri description and pri number. The shipp calculated automat ordered or entered program tells you adapt it to your ov invoice forms to wr	Small Business is writing invoices eas A statements with o ice. The program late ce matching to the e ing cost and the disc ically depending on manually. The descr how to change the vn needs. Comes with the your first invoices casette version disk version	rder-number, er retrives the ntered order- ount may be the quantity iption to the program and n a couple of
	disk version	\$39.95
man to keep track of search for a name of	program allows the si of vendors and custom or address of a certain certain note. 50 addr cassette version	ners. You can town or for
Order #7213	disk version	\$24.95
following options: entry editing, inv outgoing), reports. inventory number	menu driven. It giv read/store data, d rentory maintenance The products are manufacturer, rec number, description. cassette version disk version	lefine items, (incoming- stored with
Programs from Bool The programs from included) Order #7100	k # <b>164</b> book no. 164 on ca:	ssette. (Book
Game Package		
	(Bomber, tennis, sn	nart, cannon
Order #7216	20	\$9.95
	Handbook (E Descriptions specificatii most pop cessors chips, A MUST ware bu	ter Hardware 345 pages) 5, pinouts and ons of the ular microgra- and support 1 for the hard- off. -No. 29 .95
Eight chapters exp	cing information. P	re. Includes

tricks and schematics. Order # 150 \$9.95

## HOFACKER

Payment: check, money order, VISA, MASTER-CHARGE, Euroscheck. Orders from outside USA: add 15% shipping. CA residents add 6.5% tax "ATARI is a registered trademark of ATARI Inc. "VIC-20 is a registered trademark of Commodore

## SOFTWARE IN MACHINE LANGUAGE for ATARI

SOFTWARE IN MACHINE LANGUAGE for ATARI ATMONA-1 This is a machine language monitor that provides you with the most important commands for programming in machine-language. Disasemble, dump (hex and ASCIII), change memory location, block transfer, fill memory block, save and load machine-language pro-different instructions. Status of provide the Order #7022 casatte version \$24,36 Order #7024 cartridge version \$25,90 Order #7024 cartridge version \$59,00 ATMONA-2 ATMONA-2 This is a tracer (debugger) that lets you explore the ATARI RAM/ROM area. You can stop at previously selected address, opcode, or operand. Also very valuable in understanding the microprocessor. At each stop, all registers of the CPU may be changed, include ATMONA 1.

Includes ATMONA	-1.	be enunged.
Order #7049	cassette version	\$49.95
Order #7050	disk version	\$54.00
ATMAS Macro-Assembler 1 most powerful ac Versatile editor wi Code. Very fast, tr seconds. Source coo (Includes ATMONA Order #7099 Order #7999 ATAS Same as ATMAS	for ATARI-800/48k. fitor assemblers on t th scrolling. Up to 17 anslates 5k source-cod de can be saved on disk A-1)	One of the the market. k of source- e in about 5 or cassette. \$89.00 \$129.00
Cassette-based.		
Order # 7098	32k RAM	\$49.95
Order #7998	48k RAM	\$49.95
money. It features string search (ever justification. Over on disk or cassette. Order # 7210 Order # 7216 Order # 7217	r is an excellent bur screen oriented editin n nested), left and ri 30 commands. Text c cassette version disk version cartridge version	g, scrolling,
Animation and so	ine-language) needs tw und. Two cowboys fi on a bootable cassette.	ght against
FOR	TH for the ATARI	
Fig-Forth-version,	mp Publishing, Inc. is Editor and I/O packag	e included.

dump (ASCII), AT and sound, joystick	ARI Filehandling program and playe	, total graphic
Extremely powerful Order # 7055	disk	\$39.95
Floating point packs (0 - 90°).		
Order #7230 Learn-FORTH from	disk Elcomp Publishing	\$29.95 , Inc.
A subset of Fig-Fo (32k RAM) or on ca		
Order #7053		\$19.95
Expansion b	pards for the AP	

the custom oppie	The Custom Apple + Other N A complete guide to customi Apple Software und Hardwar Order-No. 680	zing the
102	We also stock the boards w used in the book "The Apple" (barebords)	
132	6522 I/O Board No. 605 EPROM Burner No. 607 8K EPROM/RAM Board	\$39.00 \$49.00
	No. 609 Prototyping board for the	\$29.00
Slot repeater board for Order two boar	Apple II No. 604 the Apple II No. 606 ds and get the book free I	\$29.00 \$49.00
COMING A Look in the future v	SOON ! ORDER NOW !	
	to do your own horoscope . 171	on the \$9.95
Order No. 170	. country by bung	\$7.95

## ELCOMP PUBLISHING, INC 53 Redrock Lane Pomona, CA 91766 Phone: (714) 623 8314

Hardware - ADD-ONS for ATARI

Hardware – ADD–ONS for ATARI	
PRINTER INTERFACE This construction article comes with printed board and software. You can use the EPSON without the ATARI printer interface. (Work gameports 3 and 4). Order #7211	printer
RS-232 Interface for your ATARI 400/800 Software with connector and construction	
EPROM BURNER for ATARI 400/800 Works with gameports. No additional power needed. Comes compl. assembled with so (2716, 2732, 2532).	supply
EPROM BURNER for ATARI 400/800 KIT Printed circuit board incl. Software and ex construction article.	
	\$49.00
EPROM BOARD (CARTRIDGE) Holds two 4k EPROMs (2532). EPROMs not in	cluded. \$29.95
Same as above but bare board only with descr	iption. \$14.95
ATARI, VIC-20, Sinclair, Timex and	osi
New - for your ATARI 400/800	
Astrology and Biorythm for ATARI (cass. o Order #7223	r disk).
	\$29.95
Birth control with the ATARI (Knaus Ogino) Order # 7222 cass. or disk	\$29.95
Books + Software for VIC-20 (requires 3k RAI	MExp.)
#4870 Wordprocessor for VIC-20, 8k RAM	\$19.95
#4883 Mailing List for VIC-20, 16k RAM	\$14.95
#141 Tricks for VICs - The VICstory Progr. #4880 TIC TAC VIC	\$9.95 \$9.95
#4881 GAMEPACK I (3 Games)	\$9.95
#4885 Dual Joystick Instruction	\$9.95
INPUT/OUTPUT Programming with your VIC	veena
Order # 4886	\$9.95
#4896 Miniassembler for VIC-20	\$19.95
#4881 Tennis, Squash, Break #4894 Runfill for VIC	\$9.95 \$9.95
Universal Experimenter Board for the VIC.20	
(Save money with this great board). This	board
(Save more with this great board). This plugs right into the expansion slot of the V The board contains a large prototyping area f	IC-20.
article shows you how to build your own 3k	RAM
expander and ROM-board.	
	\$18.95
Software for SINCLAIR ZX-81 and TIMEX 10 #2399 Machine Language Monitor	\$9.95
#2398 Mailing List	\$19.95
Programming in BASIC and machine language	
the ZX-81 (82) or TIMEX 1000.	-
Order # 140 (book)	\$9.95
Books for OSI #157 The First Book of Ohio	\$7.95
#158 The Second Book of Ohio	\$7.95
#159 The Third Book of Ohio	\$7.95 \$7.95
#160 The Fourth Book of Ohio #161 The Fifth Book of Ohio	\$7.95 \$7.95
# 151 8K Microsoft BASIC Ref. Man.	\$9.95
#152 Expansion Handbook for 6502 and 6802	\$9.95
# 153 Microcomputer Appl. Notes	\$9.95
Complex Sound Generation	

Complex Sound Generation New revised applications manual for the Texas Instruments SN 76477 Complex Sound Generator. Order #156 Small Business Programs Order #156 Complete listings for the business user, Inventory, Invoice Writing, Maling List and much more. Intro-duction to Business Applications. \$14.90

Software for ATARI VIC-20 OSI

Books

SINCLAIR TIMEX

# HOFACKER HOFACKER HOFACKER HOFACKER HOFACKER HOFACKER HOFACKER HOFACKER